Planarization By Etching And Coating Patents (Class 438/697)
-
Patent number: 7883986Abstract: This invention includes methods of forming trench isolation. In one implementation, isolation trenches are provided within a semiconductor substrate. A liquid is deposited and solidified within the isolation trenches to form a solidified dielectric within the isolation trenches. The dielectric comprises carbon and silicon, and can be considered as having an elevationally outer portion and an elevationally inner portion within the isolation trenches. At least one of carbon removal from and/or oxidation of the outer portion of the solidified dielectric occurs. After such, the dielectric outer portion is etched selective to and effective to expose the dielectric inner portion. After the etching, dielectric material is deposited over the dielectric inner portion to within the isolation trenches.Type: GrantFiled: October 1, 2009Date of Patent: February 8, 2011Assignee: Micron Technology, Inc.Inventor: Li Li
-
Patent number: 7884021Abstract: A method for fabricating a micro structure includes disposing a sacrificial material in a recess formed in a lower layer and forming a layer of compensatory material on the sacrificial material in the recess. The compensatory material is higher than the upper surface of the lower layer. A first portion of the compensatory material is removed to form a substantially flat surface on the sacrificial material. The substantially flat surface is substantially co-planar with the upper surface of the lower layer. An upper layer is formed on the lower layer and the substantially flat surface.Type: GrantFiled: February 27, 2007Date of Patent: February 8, 2011Assignee: Spartial Photonics, Inc.Inventors: Shaoher X. Pan, Chii Guang Lee
-
Patent number: 7883628Abstract: A method for reducing the roughness of a free surface of a semiconductor wafer that includes establishing a first atmosphere in an annealing chamber, replacing the first atmosphere with a second atmosphere that includes a gas selected to and in an amount to substantially eliminate or reduce pollutants on a wafer, and exposing the free surface of the wafer to the second atmosphere to substantially eliminate or reduce pollutants thereon. The second atmosphere is then replaced with a third atmosphere that includes pure, and rapid thermal annealing is performed on the wafer exposed to the third atmosphere in the annealing chamber to substantially reduce the roughness of the free surface of the wafer.Type: GrantFiled: July 27, 2005Date of Patent: February 8, 2011Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Eric Neyret, Ludovic Ecarnot, Emmanuel Arene
-
Patent number: 7867870Abstract: A device isolation film in a semiconductor device and a method for forming the same are provided. The method includes etching a middle portion of a device isolation film having a deposition structure including a Spin-On-Dielectric (SOD) oxide film and a High Density Plasma (HDP) oxide film to form a hole and filling an upper portion of the hole with an oxide film having poor step coverage characteristics to form a second hole extending along the middle portion of the device isolation film. The second hole serves as a buffer for stress generated at the interface between an oxide film, which can be a device isolation film, and a silicon layer, which can be a semiconductor substrate, thereby increasing the operating current of a transistor and improving the electrical characteristics of the resulting device.Type: GrantFiled: October 31, 2007Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Won Bong Jang
-
Patent number: 7838427Abstract: A method of planarizing a dielectric insulating layer including providing a substrate including forming a first dielectric insulating layer having a concave and convex portion on the substrate; forming an organic resinous layer on the first dielectric insulating layer and exposing the convex portion of the first dielectric insulating layer; isotropically etching the first dielectric insulating layer convex portion; removing the organic resinous layer; and, forming a second dielectric insulating layer on the first dielectric insulating layer.Type: GrantFiled: January 13, 2006Date of Patent: November 23, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Yuh-Hwa Chang
-
Publication number: 20100267238Abstract: Methods of fabricating a semiconductor device on and in a semiconductor substrate are provided. In accordance with an exemplary embodiment of the invention, one method comprises forming a sacrificial mandrel overlying the substrate, wherein the sacrificial mandrel has sidewalls. Sidewall spacers are formed adjacent the sidewalls of the sacrificial mandrel, the sidewall spacers having an upper portion and a lower portion. The upper portion of the sidewall spacers is removed. The sacrificial mandrel is removed and the semiconductor substrate is etched using the lower portion of the sidewall spacers as an etch mask.Type: ApplicationFiled: April 20, 2009Publication date: October 21, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Frank S. Johnson, Douglas Bonser
-
Patent number: 7803693Abstract: A planarizing method performed on a non-planar wafer involves forming electrically conductive posts extending through a removable material, each of the posts having a length such that a top of each post is located above a plane defining a point of maximum deviation for the wafer, concurrently smoothing the material and posts so as to form a substantially planar surface, and removing the material. An apparatus includes a non planar wafer having contacts thereon, the wafer having a deviation from planar by an amount that is greater than a height of at least one contact on the wafer, and a set of electrically conductive posts extending away from a surface of the wafer, the posts each having a distal end, the distal ends of the posts collectively defining a substantially flat plane.Type: GrantFiled: February 15, 2007Date of Patent: September 28, 2010Inventor: John Trezza
-
Patent number: 7795056Abstract: A method of fabricating a semiconductor device is provided. First, a first electrode is formed over a first region of a substrate. Then, a dielectric layer covering the first electrode is formed over the substrate. After that, a plurality of openings is formed on the first region of the substrate. Thereafter, a conductive layer covering the dielectric layer and the openings is formed over the substrate. Then, the conductive layer in the bottom of the openings is removed to form second electrodes. After that, the dielectric layer between the second electrode and the first electrode is removed.Type: GrantFiled: June 3, 2008Date of Patent: September 14, 2010Assignee: United Microelectronics Corp.Inventor: Hui-Shen Shih
-
Patent number: 7781341Abstract: A method for manufacturing a semiconductor device is provided, which includes feeding a coating liquid comprising a silicon-containing compound dissolved in a solvent onto a semiconductor substrate, revolving the semiconductor substrate to form a coated film containing the silicon-containing compound, feeding a rinsing liquid at least partially comprising ?-pinene onto the underside of the semiconductor substrate to perform back-rinsing and washing of the underside of the semiconductor substrate, drying the semiconductor substrate that has been back-rinsed to remove the rinsing liquid, and heat-treating the semiconductor substrate to remove the solvent from the coated film to obtain an insulating film containing the silicon-containing compound.Type: GrantFiled: September 26, 2006Date of Patent: August 24, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Nakazawa
-
Publication number: 20100210111Abstract: Differently-sized features of an integrated circuit are formed by etching a substrate using a mask which is formed by combining two separately formed patterns. Pitch multiplication is used to form the relatively small features of the first pattern. Pitch multiplication is accomplished by patterning an amorphous carbon layer. Sidewall spacers are then formed on the amorphous carbon sidewalls which are then removed; the sidewall spacers defining the first mask pattern. A bottom anti-reflective coating (BARC) is then deposited to form a planar surface and a photoresist layer is formed over the BARC. The photoresist is next patterned by conventional photolithography to form the second pattern, which is transferred to the BARC. The combined pattern is transferred to an underlying amorphous silicon layer. The combined pattern is then transferred to the silicon oxide layer and then to an amorphous carbon mask layer. The combined mask pattern, is then etched into the underlying substrate.Type: ApplicationFiled: April 28, 2010Publication date: August 19, 2010Applicant: ROUND ROCK RESEARCH, LLCInventors: Luan Tran, William T. Rericha, John Lee, Ramakanth Alapati, Sheron Honarkhah, Shuang Meng, Puneet Sharma, Jingyi (Jenny) Bai, Zhiping Yin, Paul Morgan, Mirzafer K. Abatchev, Gurtej S. Sandhu, D. Mark Durcan
-
Patent number: 7749910Abstract: The invention provides a method for reducing the roughness of a free surface of a semiconductor wafer that includes removing material from the free surface of the wafer to provide a treated wafer, and performing a first rapid thermal annealing on the treated wafer in a pure argon atmosphere to substantially reduce the roughness of the free surface of the treated wafer. The material removal is selected and conducted to improve the effectiveness of the subsequent rapid thermal annealing in reducing the roughness of the free surface of the treated wafer.Type: GrantFiled: July 27, 2005Date of Patent: July 6, 2010Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Eric Neyret, Ludovic Ecarnot, Christophe Maleville
-
Publication number: 20100136777Abstract: A method of manufacturing an electronic device (10) provides a substrate (20) that has a plastic material. A particulate material (16) is embedded in at least one surface of the substrate. A layer of thin-film semiconductor material is deposited onto the substrate (20).Type: ApplicationFiled: February 1, 2010Publication date: June 3, 2010Inventors: Timothy J. Tredwell, Roger S. Kerr
-
Patent number: 7727894Abstract: An integrated circuit structure includes a metallization level having a dual damascene trench structure formed in a layer of dielectric material. The dielectric material has an upper surface with a first degree of planarity. The metallization level includes a conductive layer formed in the trench structure with an upper surface characterized by the same level of planarity as the dielectric material upper surface. In certain embodiments, the upper surface of the conductive layer is substantially coplanar with the dielectric material upper surface.Type: GrantFiled: January 3, 2007Date of Patent: June 1, 2010Assignee: Agere Systems Inc.Inventors: Sailesh Chittipeddi, Sailesh Merchant
-
Publication number: 20100129941Abstract: In order to uniformize a film thickness distribution of a layer (e.g., an SOI layer) having predetermined film thickness formed on a surface of a silicon wafer, a processing method includes an oxidation step of forming a natural oxide film on a surface of the SOI layer and an etching step of removing, with etching liquid, the natural oxide film formed in a local thick film portion of the SOI layer while leaving a part (e.g., 1 ? to 2 ?) of the thickness. Since a main surface of the SOI layer is converted into the natural oxide film, the natural oxide film can be easily etched with hydrofluoric acid and etching processing can be locally performed. Therefore, the film thickness distribution of the SOI layer can be accurately uniformized by subjecting the thick film portion of the SOI layer to the etching processing.Type: ApplicationFiled: November 10, 2009Publication date: May 27, 2010Applicant: SUMCO CORPORATIONInventor: Kenji OKITA
-
Patent number: 7723148Abstract: Provided is a method for manufacturing an image sensor. The method includes the following. A color filter layer is formed on a semiconductor substrate having a photodiode and a transistor formed thereon. A planarization layer is formed on the color filter layer. An LTO (Low Temperature Oxide) layer is formed on the planarization layer. A photoresist pattern is formed to correspond to the color filter layer on the LTO layer, and a reflow process is performed. A microlens array is formed by reactive ion etching the photoresist pattern and the LTO layer. A second reflow process may be performed on the photoresist pattern and/or the LTO layer during the reactive ion etching process.Type: GrantFiled: December 3, 2007Date of Patent: May 25, 2010Assignee: Dongbu HiTek Co., Ltd.Inventors: Ki Jun Yun, Sang Il Hwang
-
Patent number: 7704885Abstract: A method for fabricating a semiconductor device is provided. The method of fabricating a semiconductor device provides a semiconductor substrate; forming a first insulating layer, a first conductive layer and a chemical mechanical polishing (CMP) stop layer over the semiconductor substrate in sequence; forming openings in the chemical mechanical polishing (CMP) stop layer and the underlying first conductive layer to expose the first insulating layer, thereby leaving a patterned chemical mechanical polishing (CMP) stop layer and a patterned first conductive layer; forming a second insulating layer on the patterned chemical mechanical polishing (CMP) stop layer, filling in the openings; performing a planarization process to remove a portion of the second insulating layer until the patterned chemical mechanical polishing (CMP) stop layer is exposed, thereby leaving a remaining second insulating layer in the openings; removing the patterned chemical mechanical polishing (CMP) stop layer.Type: GrantFiled: May 24, 2007Date of Patent: April 27, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kern-Huat Ang, Po-Jen Wang
-
Patent number: 7696085Abstract: A recessed region containing a line portion and a bulge portion is formed in a hard mask layer. Self-assembling block copolymers containing two or more different polymeric block components that are immiscible with one another are applied within the recessed region and annealed. A cylindrical polymeric block centered at the bulge portion is removed selective to a polymeric block matrix surrounding the cylindrical polymeric block. A via cavity is formed by transferring the cavity formed by removal of the cylindrical polymeric block into a dielectric layer. The pattern in the hard mask layer is subsequently transferred into the dielectric layer to form a line cavity. A metal via and a metal line are formed by deposition and planarization of metal. The metal via is self-aligned to the metal line.Type: GrantFiled: February 20, 2008Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Wai-kin Li, Haining S. Yang
-
Patent number: 7682977Abstract: This invention includes methods of forming trench isolation. In one implementation, isolation trenches are provided within a semiconductor substrate. A liquid is deposited and solidified within the isolation trenches to form a solidified dielectric within the isolation trenches. The dielectric comprises carbon and silicon, and can be considered as having an elevationally outer portion and an elevationally inner portion within the isolation trenches. At least one of carbon removal from and/or oxidation of the outer portion of the solidified dielectric occurs. After such, the dielectric outer portion is etched selective to and effective to expose the dielectric inner portion. After the etching, dielectric material is deposited over the dielectric inner portion to within the isolation trenches.Type: GrantFiled: May 11, 2006Date of Patent: March 23, 2010Assignee: Micron Technology, Inc.Inventor: Li Li
-
Publication number: 20100055913Abstract: A method of forming a photoresist-comprising pattern on a substrate includes forming a patterned first photoresist having spaced first masking shields in at least one cross section over a substrate. The first masking shields are exposed to a fluorine-containing plasma effective to form a hydrogen and fluorine-containing organic polymer coating about outermost surfaces of the first masking shields. A second photoresist is deposited over and in direct physical touching contact with the hydrogen and fluorine-containing organic polymer coating. The second photoresist which is in direct physical touching contact with the hydrogen and fluorine-containing organic polymer coating is exposed to a pattern of actinic energy and thereafter spaced second masking shields are formed in the one cross section which comprise the second photoresist and correspond to the actinic energy pattern. The first and second masking shields together form at least a part of a photoresist-comprising pattern on the substrate.Type: ApplicationFiled: August 29, 2008Publication date: March 4, 2010Inventors: Zishu Zhang, Hongbin Zhu, Anton deVilliers, Alex Schrinsky
-
Publication number: 20100055906Abstract: Techniques are disclosed for efficiently fabricating semiconductors including waveguide structures. In particular, a two-step hardmask technology is provided that enables a stable etch base within semiconductor processing environments, such as the CMOS fabrication environment. The process is two-step in that there is deposition of a two-layer hardmask, followed by a first photolithographic pattern, followed by a first silicon etch, then a second photolithographic pattern, and then a second silicon etch. The process can be used, for example, to form a waveguide structure having both ridge and channel configurations, or a waveguide (ridge and/or channel) and a salicide heater structure, all achieved using the same hardmask. The second photolithographic pattern allows for the formation of the lower electrical contacts to the waveguides (or other structures) without a complicated rework of the hardmask.Type: ApplicationFiled: August 29, 2008Publication date: March 4, 2010Applicant: BAE SYSTEMS Information and Electronic Systems Integration Inc.Inventors: Daniel N. Carothers, Craig M. Hill, Andrew T. Pomerene
-
Patent number: 7670945Abstract: The present invention provides a SiC material, formed according to certain process regimes, useful as a barrier layer, etch stop, and/or an ARC, in multiple levels, including the pre-metal dielectric (PMD) level, in IC applications and provides a dielectric layer deposited in situ with the SiC material for the barrier layers, and etch stops, and ARCs. The invention may also utilize a plasma containing a reducing agent, such as ammonia, to reduce any oxides that may occur, particularly on metal surfaces such as copper filled features. This particular SiC material is useful in complex structures, such as a damascene structure and is conducive to in situ deposition, especially when used in multiple capacities for the different layers, such as the barrier layer, the etch stop, and the ARC and can include in situ deposition of the associated dielectric layer(s).Type: GrantFiled: December 29, 2008Date of Patent: March 2, 2010Assignee: Applied Materials, Inc.Inventor: Judy H. Huang
-
Patent number: 7670947Abstract: A process for forming an interconnect structure in a low-k dielectric layer includes etching to form trenches in the dielectric layer, removal of photoresist, and further etching to remove damaged portions of the dielectric layer in sidewalls of the trenches. An interconnect structure includes a low-k dielectric layer formed on a substrate, and a conductor embedded in the dielectric layer, the conductor having an edge portion with an inwardly rounded shape.Type: GrantFiled: January 11, 2007Date of Patent: March 2, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsang-Jiuh Wu, Syun-Ming Jang, Ming-Chung Liang, Hsin-Yi Tsai
-
Publication number: 20100012912Abstract: Methods in accordance with aspects of this invention form microelectronic structures in accordance with other aspects of this invention, such as non-volatile memories, that include (1) a layerstack having a pattern including sidewalls, the layerstack comprising a resistivity-switchable layer disposed above and in contact with a bottom electrode, and a top electrode disposed above and in contact with the resistivity-switchable layer; and (2) a dielectric sidewall liner in contact with the sidewalls of the layerstack; wherein the resistivity-switchable layer includes a carbon-based material, and the dielectric sidewall liner includes an oxygen-poor dielectric material. Numerous additional aspects are provided.Type: ApplicationFiled: March 31, 2009Publication date: January 21, 2010Applicant: SANDISK 3D LLCInventor: April D. Schricker
-
Patent number: 7642184Abstract: The present disclosure provides a method of dual damascene processing. The method includes providing a substrate having vias formed therein; forming an under-layer in the vias and on the substrate; applying a solvent washing process to the under-layer; forming a silicon contained layer on the under-layer; patterning the silicon contained layer (SCL) to form SCL openings exposing the under-layer within the SCL openings; and etching the substrate and the under-layer within the SCL openings to form trenches.Type: GrantFiled: March 16, 2007Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Yu Chang, Jen-Chieh Shih
-
Publication number: 20090298292Abstract: A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including the deposition of features in close proximity to extreme topographic surfaces (e.g., deep cavities or channels) and, including the deposition of features within a cavity. In a first embodiment, the process for planarizing a cavity in a semiconductor substrate includes the application of dry film resists having high chemical resistance. In a second embodiment, the process for planarizing a cavity includes the filling of cavity using materials such as polymers, spin on glasses, and metallurgy.Type: ApplicationFiled: August 10, 2009Publication date: December 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Guy A. Cohen, Steven A. Cordes, Sherif A. Goma, Joanna Rosner, Jeannine M. Trewhella
-
Publication number: 20090269930Abstract: A thermal anneal process for preventing formation of certain BPSG surface defects following an etch or silicon clean step using a fluorine and hydrogen chemistry. The thermal anneal process is carried out while protecting the wafer from moisture, by heating the wafer to a sufficiently high temperature for a sufficient duration of time to thermally diffuse boron and/or phosphorus materials separated from silicon near the surface of the doped glass layer into the bulk of the layer. The thermal anneal process is completed by cooling the wafer to a sufficiently low temperature to fix the distribution of the boron and/or phosphorus materials in bulk of the doped glass layer.Type: ApplicationFiled: July 15, 2008Publication date: October 29, 2009Applicant: Applied Materials, Inc.Inventors: Haichun Yang, Chien-Teh Kao, Xinliang Lu, Mei Chang
-
Publication number: 20090269927Abstract: A method for patterning a material is provided. The method includes patterning a second material over a first material over a substrate. A surface portion of the patterned second material is converted to form a third material and a remaining patterned second material, wherein the third material is around the remaining patterned second material. One of the remaining patterned second material and the third material is removed to form a mask. The first material is patterned by using the mask.Type: ApplicationFiled: April 25, 2008Publication date: October 29, 2009Applicant: Macronix International Co., Ltd.Inventor: Shih-Ping Hong
-
Publication number: 20090267197Abstract: A semiconductor device for preventing the leaning of storage nodes and a method of manufacturing the same is described. The semiconductor device includes support patterns that are formed to support a plurality of cylinder type storage nodes. The support patterns are formed of a BN layer and have a hexagonal structure. The BN layer forming the support patterns has compressive stress as opposed to tensile stress and can therefore withstand cracking in the support patterns.Type: ApplicationFiled: July 9, 2008Publication date: October 29, 2009Inventors: Hun KIM, Byung Soo EUN
-
Patent number: 7601646Abstract: Manufacturing yield of integrated circuits having differentiated areas such as array and support areas of a memory is improved by reducing height/step height difference between structures in the respective differentiated areas and is particularly effective in conjunction with top-oxide-early (TOE) and top-oxide-late processes. A novel planarization technique avoids damage of active devices, isolation structures and the like due to scratching, chipping or dishing which is particularly effective to improve manufacturing yield using TON processes and also using TOE and TOL processes when average height/step height is substantially equalized. Alternative mask materials such as polysilicon may also be used to simplify and/or improve control of processes.Type: GrantFiled: July 21, 2004Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Ramachandra Divakaruni, Hiroyuki Akatsu, George Worth, Jay Strane, Byeong Kim
-
Patent number: 7579284Abstract: Example embodiments of the present invention relate to an etching solution, a method of forming a pattern using the same, a method of manufacturing a multiple gate oxide layer using the same and a method of manufacturing a flash memory device using the same. Other example embodiments of the present invention relate to an etching solution having an etching selectivity between a polysilicon layer and an oxide layer, a method of forming a pattern using an etching solution using the same, a method of manufacturing a multiple gate oxide layer using the same, and a method of manufacturing a flash memory device using the same. An etching solution including hydrogen peroxide (H2O2) and ammonium hydroxide (NH4OH) by a volume ratio of about 1:2 to about 1:10 mixed in water. In a method of forming a pattern and methods of manufacturing a multiple gate oxide layer and a flash memory device, a polysilicon layer may be formed on a substrate.Type: GrantFiled: July 10, 2006Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., LtdInventors: Byoung-Moon Yoon, Ji-Hong Kim, Yong-Sun Ko, Kyung-Hyun Kim
-
Publication number: 20090206489Abstract: A recessed region containing a line portion and a bulge portion is formed in a hard mask layer. Self-assembling block copolymers containing two or more different polymeric block components that are immiscible with one another are applied within the recessed region and annealed. A cylindrical polymeric block centered at the bulge portion is removed selective to a polymeric block matrix surrounding the cylindrical polymeric block. A via cavity is formed by transferring the cavity formed by removal of the cylindrical polymeric block into a dielectric layer. The pattern in the hard mask layer is subsequently transferred into the dielectric layer to form a line cavity. A metal via and a metal line are formed by deposition and planarization of metal. The metal via is self-aligned to the metal line.Type: ApplicationFiled: February 20, 2008Publication date: August 20, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wai-kin Li, Haining S. Yang
-
Publication number: 20090203200Abstract: A method for self-aligned gate patterning is disclosed. Two masks are used to process adjacent semiconductor components, such as an nFET and pFET that are separated by a shallow trench isolation region. The mask materials are chosen to facilitate selective etching. The second mask is applied while the first mask is still present, thereby causing the second mask to self align to the first mask. This avoids the undesirable formation of a stringer over the shallow trench isolation region, thereby improving the yield of a semiconductor manufacturing operation.Type: ApplicationFiled: February 7, 2008Publication date: August 13, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Scott D. Halle, Matthew E. Colburn, Bruce B. Doris, Thomas W. Dyer
-
Patent number: 7563716Abstract: A polishing technique wherein scratches, peeling, dishing and erosion are suppressed, a complex cleaning process and slurry supply/processing equipment are not required, and the cost of consumable items such as slurries and polishing pads is reduced. A metal film formed on an insulating film comprising a groove is polished with a polishing solution containing an oxidizer and a substance which renders oxides water-soluble, but not containing a polishing abrasive.Type: GrantFiled: March 29, 2007Date of Patent: July 21, 2009Assignee: Renesas Technology Corp.Inventors: Seiichi Kondo, Yoshio Homma, Noriyuki Sakuma, Kenichi Takeda, Kenji Hinode
-
Publication number: 20090181537Abstract: A method of forming a semiconductor structure comprises providing a substrate comprising a layer of a first material. A protection layer is formed over the layer of first material. At least one opening is formed in the layer of first material and the protection layer. A layer of a second material is formed over the layer of first material and the protection layer to fill the opening with the second material. A planarization process is performed to remove portions of the layer of second material outside the opening. At least a portion of the protection layer is not removed during the planarization process. An etching process is performed to remove the portions of the protection layer which were not removed during the planarization process.Type: ApplicationFiled: March 26, 2009Publication date: July 16, 2009Inventors: ROBERT SEIDEL, Ralf Richter, Frank Feustel
-
Publication number: 20090170319Abstract: By providing an interlayer dielectric material with different removal rates, a desired minimum material height above gate electrode structures of sophisticated transistor devices of the 65 nm technology or 45 nm technology may be obtained. The reduced removal rate above the gate electrode may thus provide enhanced process robustness during the planarization of the interlayer dielectric layer stack prior to the formation of contact elements.Type: ApplicationFiled: May 28, 2008Publication date: July 2, 2009Inventors: Ralf Richter, Thomas Foltyn, Anthony Mowry
-
Publication number: 20090170318Abstract: A method for manufacturing a semiconductor device comprises performing a CMP process using an oxide film as an etching barrier film to maintain a polysilicon layer having a large open area. A word line pattern, a DSL pattern, and a SSL pattern that are formed by a first patterning process are not additionally blocked, and the oxide film is used as an etching barrier to obtain an accurate overlay between patterns and improve CD uniformity, thereby improving a characteristic of the device.Type: ApplicationFiled: May 12, 2008Publication date: July 2, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jae Seung Choi
-
Patent number: 7550380Abstract: A method of forming a metal cap over a conductive interconnect in a chalcogenide-based memory device is provided and includes, forming a layer of a first conductive material over a substrate, depositing an insulating layer over the first conductive material and the substrate, forming an opening in the insulating layer to expose at least a portion of the first conductive material, depositing a second conductive material over the insulating layer and within the opening, removing portions of the second conductive material to form a conductive area within the opening, recessing the conductive area within the opening to a level below an upper surface of the insulating layer, forming a cap of a third conductive material over the recessed conductive area within the opening, depositing a stack of a chalcogenide based memory cell material over the cap, and depositing a conductive material over the chalcogenide stack.Type: GrantFiled: January 29, 2007Date of Patent: June 23, 2009Assignee: Micron Technology, Inc.Inventors: Patricia C. Elkins, John T. Moore, Rita J. Klein
-
Publication number: 20090149009Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes removing a portion of a semiconductor material using an electrochemical etch to form a first cavity, a second cavity, wherein the first cavity is isolated from the second cavity, a first protrusion is between the first cavity and the second cavity, and the semiconductor material comprises silicon. The method further includes performing a thermal oxidation to convert a portion of the silicon of the semiconductor material to silicon dioxide and forming a first dielectric material over the first cavity, over the second cavity, over at least a portion of the semiconductor material, and over at least a portion of the first protrusion. Other embodiments are described and claimed.Type: ApplicationFiled: December 9, 2008Publication date: June 11, 2009Inventor: Michael Albert Tischler
-
Patent number: 7544621Abstract: A method of removing a metal silicide layer on a gate electrode in a semiconductor manufacturing process is disclosed, in which the gate electrode, a metal silicide layer, a spacer, a silicon nitride cap layer, and a dielectric layer have been formed. The method includes performing a chemical mechanical polishing process to polish the dielectric layer using the silicon nitride cap layer as a polishing stop layer to expose the silicon nitride cap layer over the gate electrode; removing the exposed silicon nitride cap layer to expose the metal silicide layer; and performing a first etching process to remove the metal silicide layer on the gate electrode.Type: GrantFiled: November 1, 2005Date of Patent: June 9, 2009Assignee: United Microelectronics Corp.Inventors: Cheng-Kuen Chen, Chih-Ning Wu, Wei-Tsun Shiau, Wen-Fu Yu
-
Publication number: 20090140396Abstract: By forming an etch control material with increased thickness on a first stressed dielectric layer in a dual stress liner approach, the surface topography may be smoothed prior to the deposition of the second stressed dielectric material, thereby allowing the deposition of an increased amount of stressed material while not contributing to yield loss caused by deposition-related defects.Type: ApplicationFiled: June 9, 2008Publication date: June 4, 2009Inventors: Ralf Richter, Thorsten Kammler, Heike Salz, Volker Grimm
-
Publication number: 20090121295Abstract: Methods and structures for relieving stresses in stressed semiconductor liners. A stress liner that enhances performance of either an NFET or a PFET is deposited over a semiconductor to cover the NFET and PFET. A disposable layer is deposited to entirely cover the stress liner, NFET and PFET. This disposable layer is selectively recessed to expose only the single stress liner over a gate of the NFET or PFET that is not enhanced by such stress liner, and then this exposed liner is removed to expose a top of such gate. Remaining portions of the disposable layer are removed, thereby enhancing performance of either the NFET or PFET, while avoiding degradation of the NFET or PFET not enhanced by the stress liner. The single stress liner is a tensile stress liner for enhancing performance of the NFET, or it is a compressive stress liner for enhancing performance of the PFET.Type: ApplicationFiled: November 9, 2007Publication date: May 14, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian J. Greene, Rajesh Rengarajan
-
Patent number: 7528059Abstract: By forming a capping layer after a CMP process for planarizing the surface topography of an ILD layer, any surface irregularities may be efficiently sealed, thereby reducing the risk for forming conductive surface irregularities during the further processing. Consequently, yield loss effects caused by leakage paths or short circuits in the first metallization layer may be significantly reduced.Type: GrantFiled: November 14, 2006Date of Patent: May 5, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Sandra Bau, Johannes Groschopf
-
Patent number: 7528075Abstract: A method for removing defects from a semiconductor surface is disclosed. The surface of the semiconductor is first coated with a protective layer, which is later thinned to selectively reveal portions of the protruding defects. The defects are then removed by etching. Finally, also the protective layer is removed. According to the method, inadvertent thinning of the surface is prevented and removal of the defects is obtained.Type: GrantFiled: February 25, 2004Date of Patent: May 5, 2009Assignee: HRL Laboratories, LLCInventor: Peter D. Brewer
-
Patent number: 7510972Abstract: A method of processing a substrate which enables a surface damaged layer and polishing remnants on the surface of an insulating film to be removed, and enable the amount removed of the surface damaged layer and polishing remnants to be controlled easily. An insulating film on a substrate, which has been revealed by chemical mechanical polishing, is exposed to an atmosphere of a mixed gas containing ammonia and hydrogen fluoride under a predetermined pressure. The insulating film which has been exposed to the atmosphere of the mixed gas is heated to a predetermined temperature.Type: GrantFiled: February 14, 2006Date of Patent: March 31, 2009Assignee: Tokyo Electron LimitedInventors: Eiichi Nishimura, Kenya Iwasaki
-
Publication number: 20090068838Abstract: A method for forming micropatterns in a semiconductor device includes forming a first etch stop layer over a etch target layer, forming a second etch stop layer over the first etch stop layer, forming a first sacrificial layer over the second etch stop layer, etching portions of the first sacrificial layer and second etch stop layer to form first sacrificial patterns, forming an insulation layer along an upper surface of the first etch stop layer, forming a second sacrificial layer over the insulation layer to cover the insulation layer, planarizing the second sacrificial layer and the insulation layer to expose the first sacrificial patterns, removing the first sacrificial patterns and the second sacrificial layer, etching the second etch stop layer and insulation layer to thereby form second sacrificial patterns, etching the first etch stop layer, and etching the etch target layer.Type: ApplicationFiled: June 28, 2008Publication date: March 12, 2009Applicant: Hynix Semiconductor Inc.Inventors: Won-Kyu KIM, Ki-Lyoung Lee
-
Patent number: 7501051Abstract: The present electropolishing electrolyte comprises an acid solution and an alcohol additive having at least one hydroxy group, wherein the contact angle of the alcohol additive is smaller than the contact angle of the acid solution on a metal layer under electropolishing. The alcohol additive is selected methanol, ethanol and glycerol, and the acid solution comprises phosphoric acid. The volumetric ratio of glycerol to phosphoric acid is between 1:50 and 1:200, and is preferably 1:100. The volumetric ratio is between 1:100 and 1:150 for methanol to phosphoric acid, and between 1:100 and 1:150 for ethanol to phosphoric acid. In addition, the acid solution further comprises an organic acid selected from the group consisting of acetic acid and citric acid. The concentration is between 10000 and 12000 ppm for the acetic acid, and between 500 and 1000 ppm for citric acid.Type: GrantFiled: February 4, 2005Date of Patent: March 10, 2009Assignee: BASF AktiengesellschaftInventors: Jia Min Shieh, Sue Hong Liu, Bau Tong Dai
-
Patent number: 7488686Abstract: A method of fabricating three-dimensional structures from a plurality of adhered layers of at least a first and a second material wherein the first material is a conductive material and wherein each of a plurality of layers includes treating a surface of a first material prior to deposition of the second material. The treatment of the surface of the first material either (1) decreases the susceptibility of deposition of the second material onto the surface of the first material or (2) eases or quickens the removal of any second material deposited on the treated surface of the first material. In some embodiments the treatment of the first surface includes forming a dielectric coating over the surface and the second material is electrodeposited (e.g. using an electroplating or electrophoretic process). In other embodiments the first material is coated with a conductive material that doesn't readily accept deposits of electroplated or electroless deposited materials.Type: GrantFiled: September 19, 2006Date of Patent: February 10, 2009Assignee: Microfabrica Inc.Inventors: Adam L. Cohen, Dennis R. Smalley, Michael S. Lockard, Qui T. Le
-
Publication number: 20090017627Abstract: Methods for reducing line roughness of spacers and other features utilizing a non-plasma and non-wet etch fluoride processing technology are provided. Embodiments of the methods can be used for spacer or line reduction and/or smoothing the surfaces along the edges of such features through the reaction and subsequent removal of material.Type: ApplicationFiled: July 12, 2007Publication date: January 15, 2009Inventors: Joseph Neil Greeley, Paul Morgan, Mark Kiehlbauch
-
Patent number: 7473630Abstract: A technology for inhibiting the dielectric breakdown occurred in a semiconductor device is provided. A semiconductor device includes a semiconductor substrate (not shown), an interlayer insulating film 102 formed on the semiconductor substrate and a multiple-layered insulating film 140 provided on the interlayer insulating film 102. The semiconductor device also includes an electric conductor that extends through the multiple-layered insulating film 140 and includes a Cu film 120 and a barrier metal film 118. The barrier metal film 118 is covers side surfaces and a bottom surface of the Cu film 120. An insulating film 116 is disposed between the multiple-layered insulating film 140 and the electric conductor (i.e., Cu film 120 and barrier metal film 118).Type: GrantFiled: October 4, 2006Date of Patent: January 6, 2009Assignee: NEC Electronics CorporationInventors: Tatsuya Usami, Noboru Morita, Koichi Ohto
-
Publication number: 20080277766Abstract: An improved structure for supporting a microcalorimeter device is disclosed. The structure comprises a substrate with superconducting wiring elements disposed on a surface of the substrate. A membrane layer is suspended above the wiring elements and the substrate surface by a tab element, and a microcalorimeter is disposed on top of the membrane layer. The tab and the membrane layer reside in a common plane, and the membrane layer comprises a material that can be applied and cured at low temperatures (e.g. 350 degrees Celsius or less), so as to have minimal affect on the superconductive wiring elements. The in-plane tab/membrane structure has improved reliability when subject to thermal cycling associated with cryogenic temperatures. A method for forming the structure is also disclosed.Type: ApplicationFiled: July 19, 2005Publication date: November 13, 2008Inventors: Robin Harold Cantor, John Addison Hall