Within Single Memory Device (e.g., Disk, Etc.) Patents (Class 714/6.11)
-
Publication number: 20130318391Abstract: Techniques for managing caching use of a solid state device are disclosed. In some embodiments, the techniques may be realized as a method for managing caching use of a solid state device. Management of the caching use may include receiving, at a host device, notification of failure of a solid state device. In response to the notification a cache mode may be set to uncached. In uncached mode input/output (I/O) requests may be directed to uncached storage (e.g., disk).Type: ApplicationFiled: November 29, 2012Publication date: November 28, 2013Applicant: STEC, INC.Inventors: Saied KAZEMI, Siddharth CHOUDHURI
-
Patent number: 8583968Abstract: According to one embodiment, a data storage apparatus includes a read module, an error detector and a controller. The read module is configured to read data from a flash memory, more precisely from a rewrite area and a write-back area, both provided in the flash memory. The error detector is configured to detect errors, if any, in the data read. The controller is configured to keep rewriting data, without correcting the errors the error detector has detected in the rewrite area of the flash memory.Type: GrantFiled: April 14, 2011Date of Patent: November 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takami Sugita, Hiroyuki Moro, Takahiro Nango
-
Patent number: 8566642Abstract: A storage controller changes a block size to carry out a shredding process. A data shredder uses a large block size BSZ1 set by a block size setting part to write shredding data in a storage area of a disk drive and erase data stored therein. An error arising during the writing operation of the shredding data is detected by an error detecting part. When the error is detected, the block size setting part sets the block size smaller by one stage than the initial block size to the data shredder. Every time the error arises, the block size used in the shredding process is diminished. Thus, the number of times of writings of the shredding data is reduced as much as possible to improve a processing speed and erase the data of a wide range as much as possible.Type: GrantFiled: January 10, 2011Date of Patent: October 22, 2013Assignee: Hitachi, Ltd.Inventor: Mao Ohara
-
Patent number: 8560891Abstract: A computer implemented method of embedded dynamic random access memory (EDRAM) macro disablement. The method includes isolating an EDRAM macro of a cache memory bank, the cache memory bank being divided into at least three rows of a plurality of EDRAM macros, the EDRAM macro being associated with one of the at least three rows. Each line of the EDRAM macro is iteratively tested, the testing including attempting at least one write operation at each line of the EDRAM macro. It is determined that an error occurred during the testing. Write perations for an entire row of EDRAM macros associated with the EDRAM macro are disabled based on the determining.Type: GrantFiled: October 18, 2012Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Michael A. Blake, Timothy C. Bronson, Hieu T. Huynh, Pak-kin Mak
-
Publication number: 20130268803Abstract: A memory controller and an operating method of the memory controller are provided. The operating method includes: performing error correction on data, including a plurality of chunks, in a unit of a chunk; determining if a coefficient of each term of which a degree is equal to or greater than a degree of a reference-degree term, in an error location polynomial for a last chunk among the plurality of chunks, is all zero; and controlling an output time of an error-corrected first chunk based on a result of the determining.Type: ApplicationFiled: December 26, 2012Publication date: October 10, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae Phil KONG, Soong Mann SHIN, Myung Suk CHOI, Sin Ho YANG
-
Publication number: 20130268802Abstract: An aspect of the present embodiment, there is provided a memory system including a nonvolatile memory area, a first interface be connected to a first host device, a second interface connected to a second host device, and a controller controlling the first interface such that the first device is configured to prohibit to write data into the nonvolatile memory area on a basis of a command provided from the second host device before the second host device writes data into the nonvolatile memory area through the second interface, wherein the first interface notices an error to the first host device when the first device writes data into the nonvolatile memory area, and the second host device transmits data from an portion not to be written in the nonvolatile memory area to the first host.Type: ApplicationFiled: September 5, 2012Publication date: October 10, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Kuniaki ITO, Takashi Wakutsu, Yasufumi Tsumagari, Shuichi Sakurai
-
Patent number: 8555116Abstract: Systems and methods are provided for detecting and correcting address errors in a memory system. In the memory system, a memory device generates an error-detection code based on an address transmitted via an address bus and transmits the error-detection code to a memory controller. The memory controller transmits an error indication to the memory device in response to the error-detection code. The error indication causes the memory device to remove the received address and prevent a memory operation.Type: GrantFiled: November 1, 2012Date of Patent: October 8, 2013Assignee: Rambus Inc.Inventors: Ian Shaeffer, Craig E. Hampel
-
Publication number: 20130254591Abstract: The present invention relates to a method and a device for enhancing the reliability of a system comprising a plurality of processors and a memory. The method comprises a step of grouping processes into a plurality of groups and a step of saving, individually for each group of processes, data stored in the memory which can be used by at least one of the processes belonging to said group, so as to restore an error-free global state of the system following an error occurring in a processor executing one of the processes belonging to said group without having to restore the entire memory.Type: ApplicationFiled: November 24, 2011Publication date: September 26, 2013Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Cartron Mickaƫl, Yoann Congal
-
Publication number: 20130238927Abstract: A device power is supplied for running a storage device. When a device error occurs, a recovery operation is performed on the storage device. When the recovery operation fails, the device power is reset in a compatibility verification operation and the recovery operation is performed again on the storage device.Type: ApplicationFiled: March 8, 2012Publication date: September 12, 2013Applicant: SYNOLOGY INCORPORATEDInventors: Hsuan-Ting Chen, Kuei-Huan Chen, Ming-Hung Tsai
-
Patent number: 8533445Abstract: During a boot block part of a boot procedure in an electronic device having a persistent secondary storage, a feature that prevents access to the persistent secondary storage is disabled. The persistent secondary storage is accessed during the boot block part of the boot procedure to retrieve information to perform a predetermined task.Type: GrantFiled: April 21, 2009Date of Patent: September 10, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Lan Wang, Valiuddin Y Ali, James L. Mondshine
-
Patent number: 8499199Abstract: Disclosed is a method and apparatus for testing devices that will be connected to a computer storage media device by generating a complex test waveform that emulates operation of the computer storage media device using at least one Graphics Processing Unit (GPU) and applying the generated complex test waveform to the device(s) being tested. The complex test waveform may be generated by calculating a plurality of discrete individual portions of the complex test waveform in parallel, in real-time, and continuously using the parallel processing features of the GPU(s). The discrete individual portions of the complex test waveform may be representative of various characteristics of the emulated computer storage media device operation such as operational characteristics of the computer storage media device, environmental effects on the computer storage media device, application of filters to the computer storage media device signal, etc.Type: GrantFiled: September 8, 2010Date of Patent: July 30, 2013Assignee: LSI CorporationInventors: Joshua Alan Johnson, Robert W. Warren, Jr., Kyle L. Nelson
-
Patent number: 8495415Abstract: A method and system for maintaining backup copies of firmware. More particularly, embodiments of the present invention provide a method that includes monitoring an execution of at least one firmware component, and causing a backup copy of the at least one firmware component to be generated if the at least one firmware component executes at a predefined standard of reliability for a predefined time period. According to the system and method disclosed herein, trustworthy backup copies are available if a given server of a multiserver system fails.Type: GrantFiled: May 12, 2006Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Tyky Aichelen, Maria A. Rizk, Deepa Srinivasan, Ileana Vila
-
Publication number: 20130185589Abstract: A recoverable error associated with a first disk drive sector is determined. Data of the first disk drive sector is duplicated to a mirrored sector in response to the recoverable error. The first disk drive sector continues to be used to store the data after the recoverable error is determined.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: SEAGATE TECHNOLOGY LLCInventors: Abhay Tejmal Kataria, Christopher Ryan Fulkerson
-
Patent number: 8489914Abstract: A solid state drive includes a first solid state disc controller (SSDC), a second SSDC and a flash array. The flash array includes a first flash port and a second flash port. The first SSDC is configured to connect to the flash array through the first flash port and the second flash array is configured to connect to the flash array through the second flash port. The first SSDC and the second SSDC are both configured to connect to all memory within the flash array and the first SSDC, second SSDC, and flash array are within a common solid state drive.Type: GrantFiled: April 30, 2012Date of Patent: July 16, 2013Assignee: International Business Machines CorporationInventors: Brian J. Cagno, John C. Elliott, Gregg S. Lucas, Andrew D. Walls
-
Publication number: 20130179607Abstract: Data is buffered for concurrent writing to tape. For a magnetic tape drive having a magnetic head with multiple sets of transducers; a drive mechanism configured to pass a magnetic tape past the magnetic head; interfaces from two different hosts; and at least one buffer configured to buffer data; and a control; the buffering comprises receiving data from two different hosts at the interfaces; buffering the received data in separate buffer space of the buffer(s) associated with each host, and adjustably size the separate buffer space for each host in accordance with a data transfer rate of the host associated with the separate buffer space; and concurrently writing data from the separate buffer spaces with the magnetic head to separate partitions of the magnetic tape.Type: ApplicationFiled: January 5, 2012Publication date: July 11, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: SHAWN O. BRUME, FAHNMUSA C. JANGABA
-
Patent number: 8479039Abstract: The present invention provides a method of protecting against errors in a boot memory, the method comprising initiating booting of a processor by executing primary boot code from a primary boot memory, and based on the execution of the primary boot code: accessing a data structure comprising a plurality of redundant portions of boot information stored on a secondary boot memory; performing an error check on a plurality of the portions to determine whether those portions contain errors and, based on the error checks, to identify a valid portion; and booting the processor using the valid portion of boot information.Type: GrantFiled: July 20, 2011Date of Patent: July 2, 2013Assignee: Icera Inc.Inventors: David Alan Edwards, Joe Woodward
-
Patent number: 8479054Abstract: A method and apparatus that creates situations in which insufficient memory is available to store a file created by a computer game device on an SD memory card, or exactly enough memory is available to store a file or sufficient memory is available to store a file. Depending upon the memory condition that is created, software that is being tested behaves in a particular manner.Type: GrantFiled: April 21, 2010Date of Patent: July 2, 2013Assignee: Nintendo of America Inc.Inventors: Sayaka Sogabe Fourcade, Michael Carl Leslie, Randy Lee Shoemake, Brian Robert Silvola, Alexander Abram Youells
-
Method and apparatus for dealing with write errors when writing information data into memory devices
Patent number: 8468384Abstract: For writing, flash memory devices are physically accessed in a page-oriented mode, but such devices are not error-free in operation. According to the invention, when writing information data in a bus write cycle in a sequential manner into flash memory devices assigned to a common data bus, at least one of said flash memory devices is not fed for storage with a current section of said information data. In case an error is occurring while writing a current information data section into a page of a current one of said flash memory devices, said current information data section is written into a non-flash memory. During the following bus write cycle, while the flash memory device containing that defective page is normally idle, that idle time period is used for copying the corresponding stored section of said information data from said non-flash memory to a non-defect page of that flash memory device.Type: GrantFiled: November 8, 2012Date of Patent: June 18, 2013Assignee: Thomson LicensingInventors: Thomas Brune, Michael Drexler, Dieter Haupt -
Publication number: 20130151889Abstract: A data grid node that is hosted by a computing system receives a request to prepare transaction operations for a multi-operational transaction for a commit. The transaction operations are associated with other data grid nodes in the data grid. The data grid node stores transaction state data for the multi-operational transaction in local memory associated with the data grid node and identifies other data grid nodes in the data grid that manage the data pertaining to the transaction operations for the multi-operational transaction. The data grid node sends the transaction state data to the other data grid nodes and the other data grid nodes store the transaction state data in local memory associated with the corresponding data grid node.Type: ApplicationFiled: December 13, 2011Publication date: June 13, 2013Inventor: Mircea Markus
-
Patent number: 8458526Abstract: A data storage device (DSD) tester for testing a DSD is disclosed. The DSD tester comprises control circuitry operable to receive a DSD log from the DSD, wherein the DSD log comprises at least one entry identifying at least one error condition. A sequence of commands associated with the error condition is executed in order to determine whether the DSD is defective.Type: GrantFiled: March 29, 2010Date of Patent: June 4, 2013Assignee: Western Digital Technologies, Inc.Inventors: Lawrence J. Dalphy, Curtis E. Stevens, Daniel K. Blackburn
-
Patent number: 8458514Abstract: Methods of memory management are described which can accommodate non-maskable failures in pages of physical memory. In an embodiment, when an impending non-maskable failure in a page of memory is identified, a pristine page of physical memory is used to replace the page containing the impending failure and memory mappings are updated to remap virtual pages from the failed page to the pristine page. When a new page of virtual memory is then allocated by a process, the failed page may be reused if the process identifies that it can accommodate failures and the process is provided with location information for impending failures. In another embodiment, a process may expose information on failure-tolerant regions of virtual address space such that a physical page of memory containing failures only in failure-tolerant regions may be used to store the data instead of using a pristine page.Type: GrantFiled: December 10, 2010Date of Patent: June 4, 2013Assignee: Microsoft CorporationInventors: Timothy Harris, Karin Strauss, Orion Hodson, Dushyanth Narayanan
-
Patent number: 8448044Abstract: A method begins by a processing module determining a retrieval threshold for retrieving a set of encoded data slices from a dispersed storage network (DSN), wherein the set of encoded data slices represents data encoded using a dispersed storage error encoding function having a pillar width of ānā, a decode threshold of ākā, and an encoding ratio of n?k>k and wherein the retrieval threshold is in accordance with the encoding ratio. The method continues with the processing module issuing data retrieval requests to the DSN for the set of encoded data slices and receiving encoded data slices of the set of encoded data slices to produce received encoded data slices. The method continues with the processing module decoding the received encoded data slices to recapture the data when a number of received encoded data slices compares favorably to the retrieval threshold.Type: GrantFiled: April 29, 2011Date of Patent: May 21, 2013Assignee: Cleversafe, Inc.Inventors: Greg Dhuse, Ilya Volvovski, Andrew Baptist, Sebastien Vas, Zachary J. Mark
-
Patent number: 8448017Abstract: A memory apparatus includes a memory having a main memory area and a replacement area, and a memory controller having a function of issuing instructions corresponding to commands to carry out transmission and reception of data and reading of status information of the memory.Type: GrantFiled: June 23, 2010Date of Patent: May 21, 2013Assignee: Sony CorporationInventors: Kenichi Nakanishi, Keiichi Tsutsui, Junichi Koshiyama
-
Patent number: 8448042Abstract: A data processing device and a method for error detection and error correction. The data processing device includes an error detection arrangement and an error correction arrangement. The error detection arrangement is able to detect correctable error and uncorrectable error in the data stored in a memory cell of the memory. The error detection arrangement then determines the neighboring memory cells or memory cells that are physically adjacent to the memory cell for which the correctable error was detected and generates a signal indicating a fault depending on the correctable errors detected in the neighboring physically adjacent memory cells. If a signal indicating a fault is not generated, then an error correction arrangement is used to correct the correctable error detected by the error detection arrangement.Type: GrantFiled: April 30, 2010Date of Patent: May 21, 2013Assignee: Robert Bosch GmbHInventor: Manfred Spraul
-
Publication number: 20130117602Abstract: In one embodiment, the memory device includes a memory cell array having at least a first memory cell group, a second memory cell group and a redundancy memory cell group. The first memory cell group includes a plurality of first memory cells associated with a first data line, the second memory cell group includes a plurality of second memory cells associated with a second data line, and the redundancy memory cell group includes a plurality of redundancy memory cells associated with a redundancy data line. A data line selection circuit is configured to provide a data path between an input/output node and one of the first data line, the second data and the redundancy data line.Type: ApplicationFiled: November 7, 2012Publication date: May 9, 2013Inventors: Su-a KIM, Young-soo SOHN, Dae-hyun KIM
-
Patent number: 8423819Abstract: The invention provides a data storage device. In one embodiment, the data storage device is coupled to a host, and comprises a downgrade memory and a controller. The downgrade memory comprises a plurality of blocks, wherein each of the blocks comprises a plurality of pages, each of the pages comprises a plurality of sectors, and some of the sectors are defect sectors. The controller generates a defect table for recording a plurality of defect addresses of the defect sectors in the blocks, receives a plurality of data sectors to be written to the downgrade memory from the host, determines a plurality of first physical sector addresses for storing the data sectors according to the defect table, and sends write commands to the downgrade memory to direct the downgrade memory to write the data sectors to the downgrade memory according to the first physical sector addresses.Type: GrantFiled: March 4, 2010Date of Patent: April 16, 2013Assignee: Silicon Motion, Inc.Inventors: Kuo-Liang Yeh, Ken-Fu Hsu
-
Patent number: 8417988Abstract: Memory systems and related defective block management methods are provided. Methods for managing a defective block in a memory device include allocating a defective block when a memory block satisfies a defective block condition. The allocated defective block is cancelled when the allocated defective block satisfies a defective block cancellation condition.Type: GrantFiled: May 21, 2010Date of Patent: April 9, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-June Kim, Junjin Kong, Jaehong Kim, Han Woong Yoo
-
Patent number: 8417896Abstract: In a semiconductor memory computer equipped with a flash memory, use of backed-up data is enabled. The semiconductor memory computer includes an address conversion table for detecting physical addresses of at least two pages storing data by designating a logical address from one of logical addresses to be designated by a reading request. The semiconductor memory computer includes a page status register for detecting one page status allocated to each page, and page statuses to be detected include the at least following four statuses: (1) a latest data storage status, (2) a not latest data storage status, (3) an invalid data storage status, and (4) an unwritten status. By using the address conversion table and the page status register, at least two data (latest data and past data) can be read for one designated logical address from a host computer.Type: GrantFiled: March 16, 2012Date of Patent: April 9, 2013Assignee: Hitachi, Ltd.Inventor: Nagamasa Mizushima
-
Publication number: 20130086416Abstract: According to the presently disclosed subject matter there is provided, inter alia, a system and method which enable to identify, in a storage-system, malfunctioning disks, and in response, to activate a power-cycle process only for the specific failing disks, in order to bring these disks into proper operational mode. During the power-cycle process of a failing disk, other disks, which are not failing, remain operative and available.Type: ApplicationFiled: October 3, 2011Publication date: April 4, 2013Applicant: INFINIDAT LTD.Inventor: Haim KOPYLOVITZ
-
Publication number: 20130073897Abstract: Systems and methods are disclosed for handling unclean shutdowns for a system having non-volatile memory (āNVMā). In some embodiments, the system can leverage from information obtained from index pages in order to efficiently reconstruct logical-to-physical mappings after an unclean shutdown event. In other embodiments, the system can reconstruct logical-to-physical mappings by leveraging from context information stored in a NVM. In further embodiments, context information can be used in conjunction with index pages to reconstruct logical-to-physical mappings after an unclean shutdown.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: APPLE INC.Inventor: Vadim Khmelnitsky
-
Patent number: 8402212Abstract: High availability is provided in a storage system that offers expandability more inexpensively. Provided is a storage system including multiple expanders to be connected to multiple storage mediums, multiple cascades connected respectively to a prescribed number of expanders among the multiple expanders, and multiple control units for respectively controlling the multiple cascades. One end of the multiple cascades is connected with an inter-cascade link, and the inter-cascade link has a logically connected state and a logically disconnected state.Type: GrantFiled: April 17, 2008Date of Patent: March 19, 2013Assignee: Hitachi, Ltd.Inventors: Shuji Nakamura, Makio Mizuno, Katsuya Tanaka
-
Patent number: 8386861Abstract: Data errors in non-volatile memory inevitably increase with usage and with higher density of bits stored per cell. For acceptable quality assurance, conventional error correction codes (āECCā) have to correct a maximum number of error bits up to the far tail end of a statistical population. The present memory is configured to have a first portion operating with less error but of lower density storage, and a second portion operating with a higher density but less robust storage. If excessive error bits (at the far tail-end) occur after writing a group of data to the second portion, the data is adaptively rewritten to the first portion which will produce less error bits. Preferably, the data is initially written to a cache also in the first portion to provide source data for any rewrites. Thus, a more efficient ECC not requiring to correcting for the far tail end can be used.Type: GrantFiled: July 2, 2012Date of Patent: February 26, 2013Assignee: SanDisk CorporationInventor: Jian Chen
-
Patent number: 8386839Abstract: Availability of an information system including a storage apparatus and a computer is improved. First and second storage apparatuses execute remote copy of copying data written into a first primary volume from the computer to a second primary volume, at least one of the first and second storage apparatuses executes local copy of copying the data written into the first or second primary volume in a self-storage apparatus to the corresponding first or second secondary volume, and the computer switches the destination of a write request of the data from the first storage apparatus to the second storage apparatus in case of a failure occurring in the first storage apparatus.Type: GrantFiled: August 15, 2011Date of Patent: February 26, 2013Assignee: Hitachi, Ltd.Inventors: Yasuo Watanabe, Yasutomo Yamamoto, Kenta Ninose, Yoshiaki Eguchi, Takashige Iwamura, Hisao Homma
-
Method and apparatus for facilitating control interface failover in a removable media storage device
Patent number: 8381020Abstract: A method and apparatus for facilitating control interface failover in a media storage device is described. In one embodiment, the method couples a media changer device to a plurality of removable media storage drives, where each removable media storage drive comprises a first port having a first port name and assigns a second port name to either the first port or to a second port of a first removable media storage drive in the plurality of removable media storage drives, where the second port name comprises at least a portion of portable identity data. The method preserves the portable identity data to be utilized during a control interface failover process to transfer the second port name from the first removable media storage drive to a second removable media storage drive in the plurality of removable media storage drives.Type: GrantFiled: January 25, 2010Date of Patent: February 19, 2013Assignee: Quantum CorporationInventor: Roderick B. Wideman -
Patent number: 8381019Abstract: Embedded dynamic random access memory (EDRAM) macro disablement in a cache memory includes isolating an EDRAM macro of a cache memory bank, the cache memory bank being divided into at least three rows of a plurality of EDRAM macros, the EDRAM macro being associated with one of the at least three rows, iteratively testing each line of the EDRAM macro, the testing including attempting at least one write operation at each line of the EDRAM macro, determining if an error occurred during the testing, and disabling write operations for an entire row of EDRAM macros associated with the EDRAM macro based on the determining.Type: GrantFiled: June 24, 2010Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: Michael A. Blake, Timothy C. Bronson, Hieu T. Huynh, Pak-kin Mak
-
Patent number: 8381023Abstract: A memory system according to the present invention includes, in addition to an computing device, a plurality of first blocks that are provided to store information including user information, and first physical addresses not overlapping one another are assigned to, respectively, and a plurality of second blocks that are provided to store first physical addresses of initial defect blocks out of the plurality of first blocks, respectively, wherein the computing device finds the first physical address corresponding a inputted given logical address, based on a given mirror logical address corresponding to the given logical address, and information stored in the second blocks.Type: GrantFiled: December 23, 2009Date of Patent: February 19, 2013Assignee: MegaChips CorporationInventor: Shinji Tanaka
-
Patent number: 8381018Abstract: The invention provides a method for data recovery. In one embodiment, a memory comprises a plurality of pages for data storage. First, first data is obtained from a host. A first page for storing the first data is then selected from the pages of the memory. A start page link indicating the first page is then stored in the memory. The first data, a first page link indicating a next page, and first FTL fragment data corresponding to the first page are then written into the first page. Next data is then obtained from the host. The next data, a next page link indicating a subsequent page, and FTL fragment data corresponding to the next page are written into the next page.Type: GrantFiled: May 21, 2010Date of Patent: February 19, 2013Assignee: Mediatek Inc.Inventors: Chia-Wen Lee, Shih-Hsin Chen, Shih-Ta Hung, Ping-Sheng Chen, Po-Ching Lu
-
Patent number: 8370680Abstract: A solid state storage system includes a flash memory region comprising a plurality of memory blocks and a plurality of replacement blocks corresponding to error-occurred blocks when errors occur in the memory blocks; and a memory controller configured to perform a control operation to replace the error-occurred blocks with the replacement blocks, wherein the error-occurred blocks comprise correctable blocks and uncorrectable blocks, and wherein the memory controller determines whether the error-occurred blocks are the correctable blocks or the uncorrectable blocks and controls zones of the replacement blocks, replaced in correspondence to the correctable blocks, to be allocated a plurality of times.Type: GrantFiled: July 19, 2010Date of Patent: February 5, 2013Assignee: SK Hynix Inc.Inventors: Myung Suk Lee, Jeong Soon Kwak, Kyeong Rho Kim, Yang Gi Moon
-
Patent number: 8365040Abstract: A flash memory system comprising temporary memory, writing apparatus for writing first logical data from the temporary memory into flash memory cells having at least two levels, thereby to generate a physical representation of the first logical data including known errors, reading apparatus for reading the physical representation from the cells, thereby to generate, and store in the temporary memory, second logical data which if read immediately is identical to the first logical data other than the known errors; and controlling apparatus controlling the writing apparatus and the reading apparatus and including known error ID apparatus operative to identify the known errors by comparing the first logical data to second logical data read immediately after the physical representation is generated, to store information characterizing the known errors and to use the information, when the second logical data is next read, to correct the known errors.Type: GrantFiled: September 17, 2008Date of Patent: January 29, 2013Assignee: Densbits Technologies Ltd.Inventors: Hanan Weingarten, Shmuel Levy
-
Patent number: 8352780Abstract: For writing, flash memory devices are physically accessed in a page-oriented mode, but such devices are not error-free in operation. According to the invention, when writing information data in a bus write cycle in a sequential manner into flash memory devices assigned to a common data bus, at least one of said flash memory devices is not fed for storage with a current section of said information data. In case an error is occurring while writing a current information data section into a page of a current one of said flash memory devices, said current information data section is written into a non-flash memory. During the following bus write cycle, while the flash memory device containing that defective page is normally idle, that idle time period is used for copying the corresponding stored section of said information data from said non-flash memory to a non-defect page of that flash memory device.Type: GrantFiled: June 21, 2010Date of Patent: January 8, 2013Assignee: Thomson LicensingInventors: Thomas Brune, Michael Drexler, Dieter Haupt
-
Patent number: 8352781Abstract: The system and method are for efficient detection and restoration of data storage array defects. The system may include a data storage subsystem, wherein the data storage subsystem includes a data storage array, read-write logic coupled to the data storage array, a parity generator for producing and storing check data during write operations to the data storage array and generating check data during read operations on the data storage array, and a parity checker for verifying the stored check data with generated check data and identifying defective data read-write elements during read operations on the data storage array. The subsystem may further include a Built-in Self Test (BIST) generator operating only on the identified defective data read-write elements for determining defective data storage elements in the defective data read-write elements, and a restoration mechanism for restoring the valid operation of data access elements containing the defective data storage elements in the data storage array.Type: GrantFiled: July 6, 2009Date of Patent: January 8, 2013Assignee: STMicroelectronics International N.V.Inventors: Akhil Garg, Prashant Dubey
-
Patent number: 8352805Abstract: Systems and methods are provided for detecting and correcting address errors in a memory system. In the memory system, a memory device generates an error-detection code based on an address transmitted via an address bus and transmits the error-detection code to a memory controller. The memory controller transmits an error indication to the memory device in response to the error-detection code. The error indication causes the memory device to remove the received address and prevent a memory operation.Type: GrantFiled: April 15, 2009Date of Patent: January 8, 2013Assignee: Rambus Inc.Inventors: Ian Shaeffer, Craig E. Hampel
-
Patent number: 8341456Abstract: An apparatus of recording data on a recording medium includes an optical recording device and a microcomputer. The recording medium has a lead-in area, a lead-out area, and a data zone, where the data zone has a user data area and a spare area. When the microcomputer receives a command for physically overwriting first data in a first area within the user data area and determines that the first area is included in a pre-recorded area, it controls the recording device to record the first data in a first replacement area instead and to record a first entry in a TDMA, where the first entry specifies the locations of the first area and the first replacement area.Type: GrantFiled: August 15, 2005Date of Patent: December 25, 2012Assignee: LG Electronics, Inc.Inventor: Yong Cheol Park
-
Publication number: 20120324276Abstract: A method and system intelligent bit recovery is provided. The intelligent bit recovery determines which bits are toggling, and examines a subset of the potential bit patterns to determine which in the subset of potential bit patterns is valid. The subset is a fraction of the potential bit patterns, and is based on an understanding of the flash memory and the problems that may cause the toggling bits. The intelligent bit recovery may analyze at least one aspect of the flash memory to identify which problem is potentially causing the toggling bits, and to select the subset of potential bit patterns as solutions for the determined problem. Or, the intelligent bit recovery selects potential bit patterns for multiple potential problems. In either way, the subset of potential bit patterns examined by the intelligent bit recovery is a small fraction of the entire set of potential bit patterns.Type: ApplicationFiled: October 31, 2011Publication date: December 20, 2012Inventors: Jack Edward Frayer, Aaron Keith Olbrich, Paul Roger Stonelake, Anand Krishnamurthi Kulkarni, Yale Yueh Ma
-
Publication number: 20120324277Abstract: Methods and systems are disclosed herein for detecting problems related to copyback programming. After the copyback data is read into the internal flash buffer, a part of the copyback data stored in the internal flash buffer (such as spare data) is analyzed to determine whether there are any errors in a part of the copyback data read. The analysis may be used by the flash memory in one or more ways related to the current copyback operation, subsequent copyback operations, subsequent treatment of the data in the current copyback operation, and subsequent treatment of the section in memory associated with the source page.Type: ApplicationFiled: October 31, 2011Publication date: December 20, 2012Inventors: Graeme Moffat Weston-Lewis, Douglas Alan Prins, Aaron Keith Olbrich
-
Publication number: 20120311379Abstract: A data processing device includes a cache having a plurality of cache lines. Each cache line has a lockout state that indicates whether an error has been detected for data accessed at the cache line. The lockout state of a cache line is indicated by a set of one or more lockout bits associate with the cache line. When a cache line is in a locked-out state, the cache line is not used by the cache. Accordingly, a locked-out cache line is not employed by the cache to satisfy a cache accesses, and is not used to store data retrieved from memory in response to a cache miss. In response to determining the detected error likely did not result from a hardware failure or other persistent condition, memory error management software can reset the lockout state of the cache line.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: William C. Moyer
-
Patent number: 8327182Abstract: A method is disclosed for recovering data associated with a damaged file stored in a NAND gate array memory. The method includes the steps of: identifying all meta data associated with the damaged file; identifying each logical block address of all identified meta data; collecting all physical block addresses associated with one of the identified logical block addresses or the identified meta data; counting in a replace table (ReplTable) a number of matches to a physical block address of the damaged file for each physical block address of the damaged file; choosing a block in a linked list that corresponds to the physical block address of the block in the linked list; and linking all chosen blocks to form a replicated file.Type: GrantFiled: October 22, 2010Date of Patent: December 4, 2012Assignee: The Board of Governors for Higher Education, The State of Rhode Island and Providence PlantationsInventors: Qing Yang, Weijun Xiao
-
Patent number: 8327183Abstract: A switch connected to a network system including a computer and a storage apparatus: controlling read/write request from the computer to the storage apparatus and controlling to store journal data in the storage apparatus; wherein the storage apparatus includes a first storage area for storing data to be used by the computer and a second storage area for storing journal data including write data and first update log information corresponding to the write data when there is a write request from the computer for writing data in the first storage area; wherein when the switch detects an event of status change related to the network system, the switch marks a first point of time corresponding to the event as a recovery request point, and creates second update log information corresponding to the recovery request point.Type: GrantFiled: July 10, 2009Date of Patent: December 4, 2012Assignee: Hitachi, Ltd.Inventors: Akira Deguchi, Yoshiaki Eguchi, Kenta Ninose
-
Publication number: 20120304000Abstract: A restoring operation of a storage device based on a flash memory. In an embodiment, a storage device emulates a logical memory space (including a plurality of logical blocks each one having a plurality of logical sectors), which is mapped on a physical memory space of the flash memory (including a plurality of physical blocks each one having a plurality of physical sectors for storing different versions of the logical sectors). A method may detect a plurality of conflicting physical blocks for a corrupted logical block and determines a plurality of validity indexes. One or more of the conflicting physical blocks are selected according to the validity indexes. The selected conflicting physical blocks are then associated with the corrupted logical block. At the end, each one of the non-selected conflicting physical blocks is discarded.Type: ApplicationFiled: October 13, 2011Publication date: November 29, 2012Applicants: STMICROELECTRONICS PVT. LTD., STMICROELECTRONICS S.R.L.Inventors: Sudeep BISWAS, Angelo DI SENA, Domenico MANNA
-
Publication number: 20120297242Abstract: An image processing apparatus includes an image processing unit configured to perform image processing, a storage unit configured to be capable of storing an application program installed in the image processing apparatus, a first determination unit configured to determine whether the application program had ever been installed in the image processing apparatus, and a control unit configured to selectively control the image processing unit to be operable and control the image processing unit not to operate according to the determination by the first determination unit if an error has occurred in the storage unit.Type: ApplicationFiled: May 16, 2012Publication date: November 22, 2012Applicant: CANON KABUSHIKI KAISHAInventor: Mamoru Osada