Abstract: A system and method for performing cryptographic functions in hardware using read-N keys comprising a cryptographic core, seed register, physically unclonable function (PUF), an error-correction core, a decryption register, and an encryption register. The PUF configured to receive a seed value as an input to generate a key as an output. The error-correction core configured to transmit the key to the cryptographic core. The encryption register and decryption register configured to receive the seed value and the output. The system, a PUF ROK, configured to generate keys that are used N times to perform cryptographic functions.

Abstract: The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.

Abstract: Subject matter disclosed herein relates to remapping a memory device.

Abstract: A circuit to generate Orthogonal Variable Spread Factor (OVSF) codes for CDMA systems. The circuit includes a shift register to determine the OVSF code k for a given spread factor SF, wherein k ranges between 0 and (SF?1). A memory cell register stores the leftmost bit of the code that is loaded into the first bit of the shift register. An XOR gate provides an input to the shift register after the first bit is loaded from the memory cell. An address Look Up Table (LUT), or state machine, is connected to the shift register to select a tap output from one of the shift register bits to provide a first input to the XOR gate. A secondary OVSF code register connects to a second input of the XOR gate to provide code bits from lower SF values making up the code from the current SF value.

Abstract: A reliability unit is disclosed for determining a reliability value for at least one bit decision. The disclosed reliability unit comprises one or more functional elements, wherein each of the functional elements comprises at least four functional units and at least two registers, wherein each functional unit comprises a comparator and a multiplexer, and wherein an output of the comparator and an equivalence bit control the multiplexer. Generally, the reliability unit determines a reliability value for a bit decision associated with a maximum-likelihood path through a multiple-step trellis.

Abstract: A storage device control apparatus including first and second systematic memory module groups, each of which is composed of a plurality of memory modules, a memory controller for controlling memory access to the memory modules belonging to each of the first systematic and second systematic memory module groups. When the memory controller detects failure in one of the other memory systems, the memory system performs memory access to the memory modules belonging to its own systematic memory module groups.