Insulated Gate Bipolar Mode Transistor (e.g., Igbt; Igt; Comfet) (epo) Patents (Class 257/E29.197)
- With both emitter and collector contacts in same substrate side (EPO) (Class 257/E29.199)
- With nonplanar surface (e.g., with nonplanar gate or with trench or recess or pillar in surface of emitter, base, or collector region for improving current density or short-circuiting emitter and base regions) (EPO) (Class 257/E29.2)
-
Publication number: 20100301385Abstract: An electrostatic discharge protection device including a substrate, a first doped region, a first gate electrode, a second doped region, a second gate electrode, and a third doped region is disclosed. The substrate has a first conductive type. The first doped region has a second conductive type and is formed in the substrate. The first gate electrode is formed on the substrate. The second doped region has the second conductive type and is formed in the substrate. A transistor is constituted by the first doped region, the first gate electrode, and the second doped region. The second gate electrode is formed on the substrate. The first and the second gate electrodes are separated. The third doped region has the first conductive type and is formed in the substrate. A discharge element is constituted by the first doped region, the second gate electrode, and the third doped region.Type: ApplicationFiled: May 26, 2009Publication date: December 2, 2010Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Shang-Hui Tu, Hung-Shern Tsai
-
Publication number: 20100301820Abstract: To provide a high withstand voltage semiconductor device capable of accurately detecting a switch between a MOS operation and an IGBT operation, and thereby achieving a low-loss drive, and a current control device using the same. The semiconductor device includes: an N-type resurf region 5 formed on a P?-type substrate 1; a P-type base region 10; an N+-type emitter/source region 14; a gate insulation film 7; an N+-type drain region 32 and a P-type collector region 31 formed in the resurf region 5; a gate electrode 90; a collector/drain electrode 110; a back gate electrode 62; and an emitter/source electrode 61, wherein the P-type collector region 31 and the N+-type drain region 32 are arranged such that their parts are alternately in contact with each other.Type: ApplicationFiled: March 3, 2010Publication date: December 2, 2010Applicant: PANASONIC CORPORATIONInventor: Saichirou KANEKO
-
Publication number: 20100301387Abstract: A semiconductor system is described, which is made up of a highly n-doped silicon substrate and a first n-silicon epitaxial layer, which is directly contiguous to the highly n-doped silicon substrate, and having a p-doped SiGe layer, which is contiguous to a second n-doped silicon epitaxial layer and forms a heterojunction diode, which is situated above the first n-doped silicon epitaxial layer and in which the pn-junction is situated within the p-doped SiGe layer. The first n-silicon epitaxial layer has a higher doping concentration than the second n-silicon epitaxial layer. Situated between the two n-doped epitaxial layers is at least one p-doped emitter trough, which forms a buried emitter, a pn-junction both to the first n-doped silicon epitaxial layer and also to the second n-doped silicon epitaxial layer being formed, and the at least one emitter trough being completely enclosed by the two epitaxial layers.Type: ApplicationFiled: September 17, 2008Publication date: December 2, 2010Inventors: Ning Qu, Alfred Goerlach
-
Publication number: 20100295093Abstract: A method for manufacturing a reverse-conducting semiconductor device (RC-IGBT) with a seventh layer formed as a gate electrode and a first electrical contact on a emitter side and a second electrical contact on a collector side, which is opposite the emitter side, a wafer of a first conductivity type with a first side and a second side opposite the first side is provided. For the manufacturing of the RC-IGBT on the collector side, a first layer of the first conductivity type or of a second conductivity type is created on the second side. A mask with an opening is created on the first layer and those parts of the first layer, on which the opening of the mask is arranged, are removed. The remaining parts of the first layer form a third layer. Afterwards, for the manufacturing of a second layer of a different conductivity type than the third layer, ions are implanted into the wafer on the second side into those parts of the wafer, on which the at least one opening is arranged.Type: ApplicationFiled: June 21, 2010Publication date: November 25, 2010Applicant: ABB Technology AGInventors: Munaf RAHIMO, Babak H-Alikhani
-
Publication number: 20100289058Abstract: A lateral bipolar junction transistor includes an emitter region; a base region surrounding the emitter region; a gate disposed at least over a portion of the base region; a collector region surrounding the base region with an offset between an edge of the gate and the collector region; a lightly doped drain region between the edge of the gate and the collector region; a salicide block layer disposed on or over the lightly doped drain region; and a collector salicide formed on at least a portion of the collector region.Type: ApplicationFiled: May 12, 2009Publication date: November 18, 2010Inventors: Ming-Tzong Yang, Ching-Chung Ko, Tung-Hsing Lee, Zheng Zeng
-
Publication number: 20100283061Abstract: Gate drivers for wide bandgap (e.g., >2 eV) semiconductor junction field effect transistors (JFETs) capable of operating in high ambient temperature environments are described. The wide bandgap (WBG) semiconductor devices include silicon carbide (SiC) and gallium nitride (GaN) devices. The driver can be a non-inverting gate driver which has an input, an output, a first reference line for receiving a first supply voltage, a second reference line for receiving a second supply voltage, a ground terminal, and six Junction Field-Effect Transistors (JFETs) wherein the first JFET and the second JFET form a first inverting buffer, the third JFET and the fourth JFET form a second inverting buffer, and the fifth JFET and the sixth JFET form a totem pole which can be used to drive a high temperature power SiC JFET. An inverting gate driver is also described.Type: ApplicationFiled: May 7, 2009Publication date: November 11, 2010Applicant: SEMISOUTH LABORATORIES, INC.Inventor: Robin Kelley
-
Publication number: 20100283082Abstract: This invention discloses a novel apparatus of fully depleted emitter so that the built-in potential between emitter and the base becomes lower and the charge storage between the emitter and base becomes small. This concept also applies to the diodes or rectifiers. With depleted junction, this results in very fast switching of the diodes and transistors. Another novel structure utilizes the strip base structure to achieve lower on resistance of the bipolar transistor. The emitter region of the strip base can be a normal emitter or depleted emitter.Type: ApplicationFiled: July 20, 2010Publication date: November 11, 2010Inventor: Ho-Yuan Yu
-
Patent number: 7829955Abstract: A horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT including: a semiconductor substrate of a first conductivity type; a semiconductor region of a second conductivity type formed on the semiconductor substrate; a collector layer of the first conductivity type formed within the semiconductor region; a ring-shaped base layer of the first conductivity type formed within the semiconductor region such that the base layer is off said collector layer but surrounds said collector layer; and a ring-shaped first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between the first emitter layer and the collector layer is controlled in a channel region formed in the base layer, and the unit semiconductor elements are disposed adjacent to each other.Type: GrantFiled: October 31, 2006Date of Patent: November 9, 2010Assignee: Mitsubishi Electric CorporationInventor: Kazunari Hatade
-
Publication number: 20100276727Abstract: A reverse-conducting semiconductor device is disclosed with an electrically active region, which includes a freewheeling diode and an insulated gate bipolar transistor on a common wafer. Part of the wafer forms a base layer with a base layer thickness. A first layer of a first conductivity type with at least one first region and a second layer of a second conductivity type with at least one second and third region are alternately arranged on the collector side. Each region has a region area with a region width surrounded by a region border. The RC-IGBT can be configured such that the following exemplary geometrical rules are fulfilled: each third region area is an area, in which any two first regions have a distance bigger (i.e.Type: ApplicationFiled: April 29, 2010Publication date: November 4, 2010Applicant: ABB Technology AGInventors: Liutauras STORASTA, Munaf Rahimo, Christoph Von Arx, Arnost Kopta, Raffael Schnell
-
Publication number: 20100270585Abstract: A reverse-conducting insulated gate bipolar transistor includes a wafer of first conductivity type with a second layer of a second conductivity type and a third layer of the first conductivity type. A fifth electrically insulating layer partially covers these layers. An electrically conductive fourth layer is electrically insulated from the wafer by the fifth layer. The third through the fifth layers form a first opening above the second layer. A sixth layer of the second conductivity type and a seventh layer of the first conductivity type are arranged alternately in a plane on a second side of the wafer. A ninth layer is formed by implantation of ions through the first opening using the fourth and fifth layers as a first mask.Type: ApplicationFiled: May 12, 2010Publication date: October 28, 2010Applicant: ABB Technology AGInventors: Munaf RAHIMO, Jan Vobecky, Arnost Kopta
-
Publication number: 20100264455Abstract: On the top surface of a thin semiconductor wafer, top surface structures forming a semiconductor chip are formed. The top surface of the wafer is affixed to a supporting substrate with a double-sided adhesive tape. Then, from the bottom surface of the thin semiconductor wafer, a trench, which becomes a scribing line, is formed by wet anisotropic etching so that side walls of the trench are exposed. On the side walls of the trench with the crystal face exposed, an isolation layer with a conductivity type different from that of the semiconductor wafer for holding a reverse breakdown voltage is formed simultaneously with a collector region of the bottom surface diffused layer by ion implantation, followed by annealing with laser irradiation. The side walls form a substantially V-shaped or trapezoidal-shaped cross section, with an angle of the side wall relative to the supporting substrate being 30-70°. The double-sided adhesive tape is then removed from the top surface to produce semiconductor chips.Type: ApplicationFiled: June 28, 2010Publication date: October 21, 2010Applicant: FUJI ELECTRIC HOLDINGS CO. LTDInventors: Haruo NAKAZAWA, Kazuo SHIMOYAMA, Manabu TAKEI
-
Publication number: 20100258840Abstract: A semiconductor device is disclosed. One embodiment provides a cell area and a junction termination area at a first side of a semiconductor zone of a first conductivity type. At least one first region of a second conductivity type is formed at a second side of the semiconductor zone. The at least one first region is opposed to the cell area region. At least one second region of the second conductivity type is formed at the second side of the semiconductor zone. The at least one second region is opposed to the cell area region and has a lateral dimension smaller than the at least first region.Type: ApplicationFiled: April 9, 2009Publication date: October 14, 2010Applicant: Infineon Technologies Austria AGInventor: Hans-Joachim Schulze
-
Publication number: 20100252860Abstract: A lateral bipolar junction transistor formed in a semiconductor substrate includes an emitter region; a base region surrounding the emitter region; a gate disposed at least over a portion of the base region; a collector region having at least one open side and being disposed about a periphery of the base region; a shallow trench isolation (STI) region disposed about a periphery of the collector region; a base contact region disposed about a periphery of the STI region; and an extension region merging with the base contact region and laterally extending to the gate on the open side of the collector region.Type: ApplicationFiled: April 7, 2009Publication date: October 7, 2010Inventors: Ming-Tzong Yang, Tao Cheng, Ching-Chung Ko, Tung-Hsing Lee
-
Publication number: 20100244093Abstract: A controlled-punch-through semiconductor device with a four-layer structure is disclosed which includes layers of different conductivity types, a collector on a collector side, and an emitter on an emitter side which lies opposite the collector side. The semiconductor device can be produced by a method performed in the following order: producing layers on the emitter side of wafer of a first conductivity type; thinning the wafer on a second side; applying particles of the first conductivity type to the wafer on the collector side for forming a first buffer layer having a first peak doping concentration in a first depth, which is higher than doping of the wafer; applying particles of a second conductivity type to the wafer on the second side for forming a collector layer on the collector side; and forming a collector metallization on the second side.Type: ApplicationFiled: April 2, 2010Publication date: September 30, 2010Applicant: ABB Technology AGInventors: Munaf Rahimo, Jan Vobecky, Wolfgang Janisch, Arnost Kopta, Frank Ritchie
-
Publication number: 20100244091Abstract: In some embodiments, an insulated gate bipolar transistor includes a drift layer, insulation gates formed at a principle surface portion of the drift layer, base regions formed in a between-gate region, an emitter region formed in the base region so as to be adjacent to the insulation gate, an emitter electrode connected to the emitter region, a collector layer formed at the other side of the principle surface portion of the drift layer, and a collector electrode connected to the collector layer. The conductive type base regions are separated with each other by the drift layers, and the drift layer and the emitter electrode are insulated by an interlayer insulation film.Type: ApplicationFiled: March 26, 2010Publication date: September 30, 2010Applicants: SANYO ELECTRIC CO., LTD., SANYO SEMICONDUCTOR CO., LTD.Inventors: Shuji Yoneda, Kenji Sawamura
-
Publication number: 20100237385Abstract: A semiconductor device includes a first semiconductor layer, a second semiconductor layer on the first semiconductor layer, a third semiconductor layer on the second semiconductor layer and being in the shape of an island on the second semiconductor layer, a dielectric film on the second and third semiconductor layers, a control electrode on the dielectric film, a first main electrode electrically connected to the second and third semiconductor layers, and a second main electrode electrically connected to the first semiconductor layer and having a Pd layer.Type: ApplicationFiled: June 8, 2009Publication date: September 23, 2010Applicant: Sanken Electric Co., Ltd.Inventors: Katsuyuki Torii, Kinji Sugiyama
-
Patent number: 7800183Abstract: A semiconductor device includes a substrate of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, a collector region of the second conductivity type, a trench gate, which is formed in a trench via a gate insulation film, an electrically conductive layer, which is formed within a contact trench that is formed through the source region, a source electrode, which is in contact with the electrically conductive layer and the source region, and a latch-up suppression region of the second conductivity type, which is formed within the base region, in contact with the electrically conductive layer, and higher in impurity concentration than the base region. The distance between the gate insulation film and the latch-up suppression region is not less than the maximum width of a depletion layer that is formed in the base layer by the trench gate.Type: GrantFiled: May 12, 2009Date of Patent: September 21, 2010Assignee: Mitsubishi Electric CorporationInventors: Takahiro Okuno, Shigeru Kusunoki
-
Publication number: 20100230715Abstract: A semiconductor device has a semiconductor body with a semiconductor device structure including at least a first electrode and a second electrode. Between the two electrodes, a drift region is arranged, the drift region including charge compensation zones and drift zones arranged substantially parallel to one another. At least one charge carrier storage region which is at least partially free of charge compensation zones is arranged in the semiconductor body.Type: ApplicationFiled: March 12, 2009Publication date: September 16, 2010Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Anton Mauder, Giulliano Aloise
-
Patent number: 7795678Abstract: A semiconductor device includes a buried isolation pattern between an active pattern on which transistors are formed and a substrate. The active pattern has adjacent sections each extending longitudinally in a first direction. A field isolation pattern is interposed between the adjacent sections of the active pattern. The buried isolation pattern has sections spaced apart from each other in the first direction under each section of the active pattern. Each section of the buried isolation pattern extends from a lower portion of the field isolation pattern in a second direction perpendicular to the first direction. At least one gate structure is disposed on each section of the active pattern, and an impurity region is located adjacent to the gate structure at the upper surface of the active pattern. The impurity region is spaced from the buried isolation pattern in a third direction perpendicular to the first and second directions.Type: GrantFiled: June 12, 2008Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Man Park, Satoru Yanada, Sang-Yeon Han, Jun-Bum Lee, Si-Ok Sohn
-
Patent number: 7795638Abstract: A cell of a semiconductor device comprises a substrate of n-type with a trench formed in a portion of a first main surface of the substrate and filled with insulator. Two device-feature regions are formed beneath the first main surface of the substrate, the first one at one side and the second one at the other side of the trench. A region of a p-type and/or a region of metal is formed in the first device feature region and is connected to a first electrode. A p-n junction is formed in the second device feature region and the p-region of the p-n junction is connected to a second electrode. A U-shaped region is formed between the two device regions. An IGBT without tail during turning-off can be fabricated with a simple process at a low cost.Type: GrantFiled: August 25, 2008Date of Patent: September 14, 2010Assignee: University of Electronic Science and TechnologyInventor: Xingbi Chen
-
Publication number: 20100224907Abstract: To provide a semiconductor device in which dielectric breakdown strength in a peripheral region is increased without increasing on-resistance. An IGBT comprises a body region, guard ring, and collector layer. The body region is formed within an active region in a surface layer of a drift layer. The guard ring is formed within a peripheral region in the surface layer of the drift layer, and surrounds the body region. The collector layer is formed at a back surface side of the drift layer, and is formed across the active region and the peripheral region. A distance F between a back surface of the guard ring and the back surface of the drift layer is greater than a distance between a back surface of the body region and the back surface of the drift layer. A thickness H of the collector layer in the peripheral region is smaller than a thickness D of the collector layer in the active region.Type: ApplicationFiled: November 5, 2008Publication date: September 9, 2010Inventor: Masafumi Hara
-
Patent number: 7790519Abstract: A semiconductor device has a MOS gate side surface structure, including a gate electrode filling a trench formed in a semiconductor substrate with an insulator film between the trench and the gate electrode, a gate insulator film covering the surface of the gate electrode, a buffer region of one conductivity type in contact with the semiconductor substrate, a base region of the other conductivity type adjacent to the buffer region on the gate insulator film, and an emitter region of the one conductivity type adjacent to the base region on the side opposite to the buffer region. The semiconductor device and the method of manufacturing thereof can further improve the tradeoff between the on-voltage and the turn-off loss by increasing the amount of electrons injected from a cathode on the surface to increase an amount of carriers on the cathode side in a stable turned-on state of the device.Type: GrantFiled: May 29, 2007Date of Patent: September 7, 2010Assignee: Fuji Electric Systems Co., Ltd.Inventors: Setsuko Wakimoto, Manabu Takei, Shinji Fujikake
-
Publication number: 20100219448Abstract: The output circuit uses an IGBT incorporating a normal latch-up operation measure and the ESD clamp circuit uses an IGBT that can more easily latch up than the output circuit device which has the latch-up prevention layer lowered in impurity density or removed.Type: ApplicationFiled: February 18, 2010Publication date: September 2, 2010Inventors: Kenji HARA, Junichi Sakano, Shinji Shirakawa
-
Publication number: 20100219447Abstract: An n+-emitter layer arranged under an emitter electrode is formed of convex portions arranged at predetermined intervals and a main body coupled to the convex portions. A convex portion region is in contact with the emitter electrode, and a p+-layer doped more heavily than a p-base layer is arranged at least below the emitter layer. In a power transistor of a lateral structure, a latch-up immunity of a parasitic thyristor can be improved, and a turn-off time can be reduced.Type: ApplicationFiled: May 12, 2010Publication date: September 2, 2010Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Kazunari HATADE
-
Publication number: 20100219446Abstract: An IGBT with almost no tail during turning-off is formed by connection of both the base and the emitter of the BJT of the IGBT at the bottom of the chip to two regions in an area of the top surface of the chip. The two regions keep non-depleted even under a maximum voltage being applied across the collector and the base of the BJT. The current through the two regions can be controlled by a gate voltage of a place close to the active region of the MISFET of the IGBT through a surface voltage-sustaining region. The injection efficiency of minorities of the IGBT can thus be controlled.Type: ApplicationFiled: February 25, 2010Publication date: September 2, 2010Applicant: UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGYInventor: Xingbi Chen
-
Publication number: 20100213507Abstract: A lateral bipolar junction transistor includes an emitter region; a base region surrounding the emitter region; a gate disposed at least over a portion of the base region; and a collector region surrounding the base region; wherein the portion of the base region under the gate does not under go a threshold voltage implant process.Type: ApplicationFiled: July 10, 2009Publication date: August 26, 2010Inventors: Ching-Chung Ko, Tung-Hsing Lee, Zheng Zeng
-
Publication number: 20100213504Abstract: A lateral bipolar junction transistor includes an emitter region; a base region surrounding the emitter region; a gate disposed at least over a portion of the base region; and a collector region surrounding the base region; wherein the portion of the base region under the gate does not under go a threshold voltage implant process.Type: ApplicationFiled: February 20, 2009Publication date: August 26, 2010Inventors: Ching-Chung Ko, Tung-Hsing Lee
-
Publication number: 20100213508Abstract: A semiconductor device in which: reed-shaped portions of an emitter layer of a second conductivity type are discretely formed on a surface of a base layer in a first vertical direction that is a direction vertical to a direction from an emitter electrode to a collector electrode; in a region adjoining the emitter layer, an interface of the contact layer on a side of the collector electrode is formed up to directly beneath an interface of the gate electrode on a side of the emitter electrode; and directly beneath the emitter layer, the interface of the contact layer on the side of the collector electrode is formed closer to the emitter electrode than to the interface of the gate electrode on the side of the emitter electrode.Type: ApplicationFiled: December 11, 2009Publication date: August 26, 2010Applicant: PANASONIC CORPORATIONInventor: Hiroto YAMAGIWA
-
Publication number: 20100213509Abstract: In a semiconductor device of the present invention, a first base region 16 is extended to a part under a gate electrode 7 while having a vertical concentration profile of an impurity that increases from the surface of a semiconductor layer 3 and becomes maximum under an emitter region 5, and the length in the lateral direction from a point where the impurity concentration becomes maximum located under an end of the gate electrode 7 to the boundary with a second base region 15 is not smaller than the length in the vertical direction from the point where the impurity concentration becomes maximum to the boundary with the second base region 15.Type: ApplicationFiled: April 28, 2010Publication date: August 26, 2010Applicant: Panasonic CorporationInventors: Teruhisa Ikuta, Yoshinobu Sato
-
Patent number: 7772641Abstract: A power semiconductor device includes: a semiconductor layer having a trench extending along a first direction in a stripe configuration; a gate electrode buried in the trench for controlling a current flowing in the semiconductor layer; and a gate plug made of a material having higher electrical conductivity than the gate electrode, the gate plug having the stripe configuration and being connected to the gate electrode along the first direction. The semiconductor layer includes: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type provided partially in an upper face of the first semiconductor layer; a third semiconductor layer of the first conductivity type provided partially on the second semiconductor layer; and a fourth semiconductor layer of the second conductivity type provided on a lower face of the first semiconductor layer.Type: GrantFiled: March 6, 2007Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Ichiro Omura, Yoko Sakiyama, Hideki Nozaki, Atsushi Murakoshi, Masanobu Tsuchitani, Koichi Sugiyama, Tsuneo Ogura, Masakazu Yamaguchi, Tatsuo Naijo
-
Trench insulated gate bipolar transistor (GBT) with improved emitter-base contacts and metal schemes
Publication number: 20100193835Abstract: A trench insulation gate bipolar transistor (IGBT) power device includes a plurality of trench gates surrounded by emitter regions of a first conductivity type near a top surface of a semiconductor substrate encompassed in base regions of a second conductivity type and a collector layer disposed at a bottom surface of the semiconductor substrate. The trench IGBT power device further includes an insulation layer covering over the top surface over the trench gate and the emitter regions having emitter-base contact trenches opened therethrough between the trench gates and extending to the base regions and an emitter-base contact dopant region disposed in the base region of the second conductivity type surrounding a lower region of the contact trenches. The emitter-base contact dopant region is disposed at a distance away from a channel near the trench gates for reducing an emitter-base resistance without increasing a gate-emitter threshold voltage.Type: ApplicationFiled: February 5, 2009Publication date: August 5, 2010Inventor: Fwu-Iuan Hshieh -
Publication number: 20100193836Abstract: A semiconductor device includes a substrate of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, a collector region of the second conductivity type, a trench gate, which is formed in a trench via a gate insulation film, an electrically conductive layer, which is formed within a contact trench that is formed through the source region, a source electrode, which is in contact with the electrically conductive layer and the source region, and a latch-up suppression region of the second conductivity type, which is formed within the base region, in contact with the electrically conductive layer, and higher in impurity concentration than the base region. The distance between the gate insulation film and the latch-up suppression region is not less than the maximum width of a depletion layer that is formed in the base layer by the trench gate.Type: ApplicationFiled: May 12, 2009Publication date: August 5, 2010Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Takahiro Okuno, Shigeru Kusunoki
-
Publication number: 20100187566Abstract: Insulated gate bipolar transistor (IGBT) electrostatic discharge (ESD) protection devices are presented. An IGBT-ESD device includes a semiconductor substrate and patterned insulation regions disposed on the semiconductor substrate defining a first active region and a second active region. A high-V N-well is formed in the first active region of the semiconductor substrate. A P-body doped region is formed in the second active region of the semiconductor substrate, wherein the high-V N-well and the P-body doped region are separated with a predetermined distance exposing the semiconductor substrate. A P+ doped drain region is disposed in the high-V N-well. A P+ diffused region and an N+ doped source region are disposed in the P-body doped region. A gate structure is disposed on the semiconductor substrate with one end adjacent to the N+ doped source region and the other end extending over the insulation region.Type: ApplicationFiled: January 23, 2009Publication date: July 29, 2010Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Yeh-Ning Jou, Shang-Hui Tu, Jui-Chun Chang, Chen-Wei Wu
-
Publication number: 20100181596Abstract: A high voltage horizontal IGBT, which is an aspect of a semiconductor device relating to the present invention, has a buffer region formed in an SOI substrate and extending from a surface of the SOI substrate to a surface of a buried oxide film. An interface between the buffer region and a drift region is positioned equally in a vicinity of a bottom of the buffer region and in a vicinity of a surface of the buffer region or shifted toward a body region in the vicinity of the bottom of the buffer region compared to that in the vicinity of the surface of the buffer region. With this structure, a concentration of electric field in the vicinity of the bottom of the buffer region is moderated, whereby a collector-emitter breakdown voltage can further be increased.Type: ApplicationFiled: January 19, 2010Publication date: July 22, 2010Inventors: Satoshi Suzuki, Hiroyoshi Ogura
-
Patent number: 7750438Abstract: An n-type buffer region 6 is arranged between an n? drift region 1 and a p-type collector region 7, and has a higher impurity concentration than n? drift region 1 Assuming that ? represents the ratio (WTA/WTB) between WTA expressed as: WTA = 2 ? ? s ? ? 0 ? V qNd and the thickness WTB of the drift region held between the base region and the buffer region, the ratio (DC/DB) of the net dose DC of the collector region with respect to the net dose DB of the buffer region is at least ?. Thus, a semiconductor device capable of ensuring a proper margin of SCSOA resistance can be obtained.Type: GrantFiled: January 21, 2009Date of Patent: July 6, 2010Assignee: Mitsubishi Electric CorporationInventor: Tatsuo Harada
-
Publication number: 20100163922Abstract: By integrating a diode and a resistor connected in parallel into the same chip as an IGBT and connecting a cathode of the diode to a gate of the IGBT, the value of dv/dt can be limited to a predetermined range inside the chip of the IGBT without a deterioration in turn-on characteristics. Since the chip includes a resistor having such a resistance that a dv/dt breakdown of the IGBT can be prevented, the IGBT can be prevented from being broken by an increase in dv/dt at a site (user site) to which the chip is supplied.Type: ApplicationFiled: December 23, 2009Publication date: July 1, 2010Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Shuji Yoneda, Hiroyasu Ishida, Makoto Oikawa
-
Patent number: 7745906Abstract: An n+-emitter layer arranged under an emitter electrode is formed of convex portions arranged at predetermined intervals and a main body coupled to the convex portions. A convex portion region is in contact with the emitter electrode, and a p+-layer doped more heavily than a p-base layer is arranged at least below the emitter layer. In a power transistor of a lateral structure, a latch-up immunity of a parasitic thyristor can be improved, and a turn-off time can be reduced.Type: GrantFiled: October 17, 2006Date of Patent: June 29, 2010Assignee: Mitsubishi Electric CorporationInventor: Kazunari Hatade
-
Publication number: 20100155895Abstract: A power semiconductor device includes a P type silicon substrate; a deep N well in the P type silicon substrate; a P grade region in the deep N well; a P+ drain region in the P grade region; a first STI region in the P grade region; a second STI region in the P grade region, wherein the first and second STI region isolate the P+ drain region; a third STI region in the deep N well; a gate electrode overlying an area between the second and third STI regions and covering a portion of the second STI region; a gate dielectric layer between the gate electrode and the P type silicon substrate; a P well formed at one side of the third STI region; and a P+ source region in the P well.Type: ApplicationFiled: December 19, 2008Publication date: June 24, 2010Inventor: Min-Hsuan Tsai
-
Publication number: 20100148214Abstract: The semiconductor device includes a P-type semiconductor region and an MOS transistor. MOS transistor includes a gate electrode, a collector electrode, a drain electrode, an N-type impurity region and a P-type impurity region. N-type impurity region is electrically connected to the drain electrode. P-type impurity region is electrically connected to the collector electrode. P-type impurity region is electrically connected to the drain electrode. The semiconductor device further includes an N-type impurity region and an electrode. N-type impurity region is electrically connected to the gate electrode. The electrode is formed on the P-type semiconductor region with an insulating film therebetween, and is electrically connected to gate electrode. Thereby, an element footprint can be reduced while maintaining characteristics.Type: ApplicationFiled: June 8, 2009Publication date: June 17, 2010Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Tomohide TERASHIMA
-
Publication number: 20100148215Abstract: An IGBT includes a first region, a second region located within the first region, a first contact coupled to the first region, a first layer arranged below the first region, a gate overlying at least a portion of the first region between the second region and the first layer and a second layer formed under the first layer. One or more stacked zones are formed within the second layer. Each one or more stacked zones includes a first zone and a second zone that overlies the first zone. Each first zone is inversely doped with respect to the second layer and each second zone is inversely doped with respect to the first zone. The IGBT further includes a third layer formed under the second layer and a second contact coupled to the third layer.Type: ApplicationFiled: February 9, 2010Publication date: June 17, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: Hans-Joachim Schulze, Hans-Peter Felsl
-
Publication number: 20100140628Abstract: An insulated gate bipolar transistor (IGBT) includes a first conductivity type substrate and a second conductivity type drift layer on the substrate. The second conductivity type is opposite the first conductivity type. The IGBT further includes a current suppressing layer on the drift layer. The current suppressing layer has the second conductivity type and has a doping concentration that is larger than a doping concentration of the drift layer. A first conductivity type well region is in the current suppressing layer. The well region has a junction depth that is less than a thickness of the current suppressing layer, and the current suppressing layer extends laterally beneath the well region. A second conductivity type emitter region is in the well region.Type: ApplicationFiled: February 27, 2007Publication date: June 10, 2010Inventor: Qingchun Zhang
-
Patent number: 7732917Abstract: A power module includes a substrate having first and second main substrate surfaces; a semiconductor device disposed on the first main substrate surface, and having a first main surface on which a first main electrode is formed, and a second main surface on which a second main electrode in contact with the first main substrate surface is formed; a heat conduction portion disposed on the first main substrate surface in a residual region of a region on which the semiconductor device is disposed; and an upper cooling portion disposed on the heat conduction portion.Type: GrantFiled: October 1, 2008Date of Patent: June 8, 2010Assignee: Rohm Co., Ltd.Inventors: Masao Saito, Takukazu Otsuka, Keiji Okumura
-
Patent number: 7728382Abstract: A semiconductor device includes: a semiconductor substrate including a first conductive type layer; a plurality of IGBT regions, each of which provides an IGBT element; and a plurality of diode regions, each of which provides a diode element. The plurality of IGBT regions and the plurality of diode regions are alternately arranged in the substrate. Each diode region includes a Schottky contact region having a second conductive type. The Schottky contact region is configured to retrieve a minority carrier from the first conductive type layer. The Schottky contact region is disposed in a first surface portion of the first conductive type layer, and adjacent to the IGBT region.Type: GrantFiled: August 12, 2008Date of Patent: June 1, 2010Assignee: DENSO CORPORATIONInventors: Yukio Tsuzuki, Kenji Kouno
-
Patent number: 7723802Abstract: A semiconductor device includes a P diffusion region formed in the surface of an N? epitaxial layer apart from other P diffusion regions; an N+ diffusion region formed in the surface of the P diffusion region so as to be surrounded by the P diffusion region; a second collector electrode provided on the N+ diffusion region and connected to a first collector electrode; and an electrode provided on and extending through the P diffusion region and the N? epitaxial layer to form a conducting path from the N? epitaxial layer to the P diffusion region. This semiconductor device can improve both the operation and the reverse conducting capability of an IGBT.Type: GrantFiled: February 2, 2005Date of Patent: May 25, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tomohide Terashima
-
Publication number: 20100096664Abstract: A semiconductor device includes: a first semiconductor layer; a first electrode provided on a first surface side of the first semiconductor layer; a first insulating layer; and a second semiconductor layer. The first insulating layer is provided between the first semiconductor layer and the first electrode and configured to constrict current flowing between the first semiconductor layer and the first electrode. The second semiconductor layer has a first conductivity type and is provided at least on a path of the current constricted by the first insulating layer. The second semiconductor layer is in contact with the first electrode. The second semiconductor layer contains first impurities at a concentration higher than a concentration of impurities contained in the first semiconductor layer.Type: ApplicationFiled: August 21, 2009Publication date: April 22, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masanori TSUKUDA
-
Publication number: 20100084684Abstract: Provided is an insulated gate bipolar transistor (IGBT) which occupies a small area and in which a thermal breakdown is suppressed. The IGBT includes: an n-type semiconductor layer (3); and a collector part formed in a surface portion of the n-type semiconductor layer (3). The collector part includes: an n-type buffer region (14); and a p+-type collector region (15) and an n+-type contact region (18) which are formed in the n-type buffer region (14).Type: ApplicationFiled: September 21, 2009Publication date: April 8, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Masayuki Ito
-
Publication number: 20100078674Abstract: A trench structure of an insulated gate bipolar transistor (IGBT) is formed as a trench net in a P region and extends into an N? layer. The trench net separates the P region into P wells and floating P layers. The P wells contact an emitter electrode while the floating P layers are not in direct contact with the emitter electrode. A gate formed of conductive material and having a surrounding insulation oxide layer is formed in the trench net. An N+ layer may be formed above each floating P layer under the gate. The floating P layers are isolated from the gate and are also not connected to the emitter electrode.Type: ApplicationFiled: September 30, 2009Publication date: April 1, 2010Applicant: IXYS CorporationInventors: Kyoung-Wook Seok, Vladimir Tsukanov
-
Publication number: 20100078765Abstract: A power semiconductor component is described. One embodiment provides a semiconductor body having an inner zone and an edge zone. A base zone of a first conduction type is provided. The base zone is arranged in the at least one inner zone and the at least one edge zone. An emitter zone of a second conduction type is provided. The emitter zone is arranged adjacent to the base zone in a vertical direction of the semiconductor body. A field stop zone of the first conduction type is provided. The field stop zone is arranged in the base zone and has a first field stop zone section having a first dopant dose in the edge zone and a second field stop zone section having a second dopant dose in the inner zone. The first dopant dose is higher than the second dopant dose.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Manfred Pfaffenlehner
-
Publication number: 20100078676Abstract: The cell size is reduced and device reliability is improved for a semiconductor device including plural transistors making up a multi-channel output circuit. In a multi-channel circuit configuration, a group of transistors having a common function of plural channels are surrounded by a common trench for insulated isolation from another group of transistors having another function. The collectors of mutually adjacent transistors on the high side are commonly connected to a VH power supply, whereas the emitters of mutually adjacent transistors on the low side are commonly connected to a GND power supply.Type: ApplicationFiled: July 20, 2009Publication date: April 1, 2010Inventors: Tomoyuki MIYOSHI, Shinichiro WADA, Yohei YANAGIDA
-
Publication number: 20100059028Abstract: A semiconductor device includes an IGBT, a constant voltage circuit, and protection Zener diodes. The IGBT makes/breaks a low-voltage current flowing in a primary coil. The constant voltage circuit and the protection Zener diodes are provided between an external gate terminal and an external collector terminal. The constant voltage circuit supplies a constant gate voltage to the IGBT to thereby set a saturation current value of the IGBT to a predetermined limiting current value. The IGBT has the saturation current value in a limiting current value range of the semiconductor device.Type: ApplicationFiled: August 11, 2009Publication date: March 11, 2010Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventor: Katsunori Ueno