Multi-die semiconductor package
A semiconducting package includes a first capsule, a second capsule and an adhesive within a recess in a surface of the first capsule that secures the first capsule to the second capsule.
Latest Intel Patents:
- PROTECTION OF COMMUNICATIONS BETWEEN TRUSTED EXECUTION ENVIRONMENT AND HARDWARE ACCELERATOR UTILIZING ENHANCED END-TO-END ENCRYPTION AND INTER-CONTEXT SECURITY
- MOISTURE HERMETIC GUARD RING FOR SEMICONDUCTOR ON INSULATOR DEVICES
- OPTIMIZING THE COEXISTENCE OF OPPORTUNISTIC WIRELESS ENCRYPTION AND OPEN MODE IN WIRELESS NETWORKS
- MAGNETOELECTRIC LOGIC WITH MAGNETIC TUNNEL JUNCTIONS
- SALIENCY MAPS AND CONCEPT FORMATION INTENSITY FOR DIFFUSION MODELS
A semiconductor package, and in particular a semiconductor package with multiple dice.
BACKGROUNDHigh performance semiconducting devices now require more innovative circuit design. Each increase in speed and power generally carries a cost of increased size such that additional innovations must be in order to minimize the size of semiconducting device packages.
Several methods have been employed to minimize the package size of semiconducting packages. One method includes encapsulating a plurality of dice or chips onto a tape substrate to form capsules and then folding the tape substrate to place the capsules one on top of another.
The electronics circuits in capsules 21, 22, 23 communicate with each other through conductive paths formed in tape substrate 12. The thickness of capsules 21, 22, 23 is typically about 0.2 millimeter (mm) and the thickness of tape substrate 12 is typically about 0.1 mm. The distances between device units 21-23 is typically in the range 0.9-2.1 mm.
The dice may be encapsulated by any known procedure, such as molding and sealing. Other fabrication processes such as wire bonding, lead bonding, bump bonding, and die stacking are typically done to device units 21-23 prior to encapsulation. In addition, device units 21-23 are often subjected to additional processes such as ball attaching and/or marking after encapsulation. It should be noted that semiconducting device packages may include any number of device units formed on the front and/or back sides 14, 16 of tape substrate 12.
As shown in
Capsule 21 includes a flat upper surface 27 that mates with a similar flat surface on another capsule such as capsule 22 after tape substrate 12 has been folded. An adhesive is positioned between the flat mating surfaces of adjacent capsules 21, 22 to secure capsules 21, 22 together. The thickness of the adhesive detrimentally adds to the Z height of existing semiconducting packages. As shown in
One of the goals in semiconducting device packaging is to reduce the Z height of the packages. Therefore, it would be desirable to be able to adhere several stacked dice together into a package without adding significant Z height to the package. Any improvements in packaging semiconducting devices that include stacked dice would also not add significantly to the cost of fabricating such semiconducting devices.
In the following detailed description reference is made to the accompanying drawings. In the drawings, like numerals describe substantially similar components throughout the several views. Other embodiments may be utilized, and structural, logical, and electrical changes may be made.
Capsule 41 includes recesses 49 that extend into epoxy 45 from an upper surface 50 of capsule 41. The number of recesses 49 will vary depending on the type of package 40.
As shown in
In the illustrated example embodiment, there is more adhesive 51 than the volume of each recess 49 such that adhesive 51 extends above upper surface 50 of capsule 41. It should be noted that amount of adhesive 51 will be based on the size and geometry of the recesses and capsules and type of adhesive. In some embodiments there will be just enough adhesive to secure capsule 41 to capsule 52 such that upper surface 50 of capsule 41 engages flat mating surface 53 of capsule 52.
A method of packaging multiple dice into a semiconducting device is also described herein. The method includes filling recesses 49 in an upper surface 50 of capsule 41 with adhesive 51 and securing capsule 41 to capsule 52 using adhesive 51. The method may further include encapsulating a first die 42 with epoxy 45 to form capsule 41 and encapsulating a second die 55 with epoxy 56 to form capsule 52. Encapsulating first and second dice 42, 55 may include encapsulating first and second dice 42, 55 on a front side 43 of a common tape substrate 44 such that capsule 41 is adjacent to capsule 52. Capsule 41 is secured to capsule 52 by folding tape substrate 44 to position capsule 41 against capsule 52.
In an alternative form, the method further includes encapsulating a third die (see, e.g.,
A number of materials may be used for epoxy 45, 56 and adhesive 51. The choice of materials will depend on the relevant circuit design considerations and the costs that are associated with fabricating the semiconducting package.
The electronic system 70 may also include an external memory 80 that in turn includes one or more memory elements suitable to the particular application, such as a main memory 82 in the form of random access memory (RAM), one or more hard drives 84, and/or one or more drives that handle removable media 86, such as floppy diskettes, compact disks (CDs) and digital video disks (DVDs).
The electronic system 70 may also include a display device 88, a speaker 89, and a controller 90, such as a keyboard, mouse, trackball, game controller, microphone, voice-recognition device, or any other device that inputs information into the electronic system 70.
Semiconducting package 40 can be implemented in a number of different embodiments, including an electronic system and a computer system. The elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular packaging requirements.
The packaging techniques described herein may be used with a processor as described above, or with flash memory, SRAM, and PsuedoSRAM combinations. Therefore, such processors/packages could be part of system memory as well.
The semiconducting package and method described above provides a solution for stacking dice in semiconducting packages. The semiconducting package also provides circuit designers with a cost-effective option for minimizing the Z height of semiconducting packages.
Claims
1. A semiconducting package comprising:
- a tape substrate that includes a front side and a back side;
- a first capsule encapsulated onto the front side of the tape substrate, the first capsule including a surface having a recess;
- a second capsule encapsulated onto the front side of the tape substrate, the tape substrate being folded to position the second capsule adjacent to the first capsule; and
- an adhesive substantially filling the recess in the surface of the first capsule to secure the first capsule to the second capsule.
2. The semiconducting package of claim 1, wherein the recess in the surface of the first capsule is a groove.
3. The semiconducting package of claim 1, further comprising a third capsule encapsulated onto the front side of the tape substrate.
4. The semiconducting package of claim 3, wherein the tape substrate is folded to position the third capsule against the back side of the tape substrate opposite to the second capsule.
5. The semiconducting package of claim 1, wherein the recess in the surface of the first capsule includes a plurality of grooves.
6. The semiconducting package of claim 1, wherein the second capsule includes a flat mating surface that engages the first capsule.
7. The semiconducting package of claim 1, wherein the second capsule includes a surface having a recess such that the adhesive substantially fills the recess in the surface of the second capsule to secure the first capsule to the second capsule.
8. The semiconducting package of claim 7, wherein the recess in the first capsule is at least partially aligned with the recess in the second capsule.
9. The semiconducting package of claim 1, wherein the adhesive within the recess extends above the surface of the first capsule.
10. The semiconducting package of claim 1, wherein the adhesive fills the recess in the surface of the first capsule such that the surface of the first capsule engages a flat mating surface of the second capsule.
11. A computer system comprising:
- a bus;
- a random access memory coupled to the bus;
- a semiconducting package that is electrically connected to the bus, the semiconducting package including a first capsule and a second capsule that are each separately encapsulated onto a front side of a tape substrate, the tape substrate being folded to position the second capsule adjacent to the first capsule, the first capsule including a surface having a recess such that an adhesive substantially fills the recess to secure the first capsule to the second capsule.
12. The computer system of claim 11, wherein the recess in the surface of the first capsule is a groove.
13. The semiconducting package of claim 11, further comprising a third capsule encapsulated onto the front side of the tape substrate.
14. The semiconducting package of claim 13, wherein the tape substrate is folded to position the third capsule against the back side of the tape substrate opposite to the second capsule.
15. The semiconducting package of claim 11, wherein the second capsule includes a surface having a recess such that the adhesive substantially fills the recess in the surface of the second capsule to secure the first capsule to the second capsule.
16. The semiconducting package of claim 15, wherein the recess in the first capsule is at least partially aligned with the recess in the second capsule.
17. The semiconducting package of claim 11, wherein the adhesive within the recess extends above the surface of the first capsule.
18. The semiconducting package of claim 11, wherein the adhesive fills the recess in the surface of the first capsule such that the surface of the first capsule engages a flat mating surface of the second capsule.
5506753 | April 9, 1996 | Bertin et al. |
6184064 | February 6, 2001 | Jiang et al. |
6208521 | March 27, 2001 | Nakatsuka |
6225695 | May 1, 2001 | Chia et al. |
6297548 | October 2, 2001 | Moden et al. |
6433418 | August 13, 2002 | Fujisawa et al. |
6683377 | January 27, 2004 | Shim et al. |
20030062614 | April 3, 2003 | Larson |
20030148597 | August 7, 2003 | Tan et al. |
Type: Grant
Filed: Aug 22, 2002
Date of Patent: Aug 9, 2005
Patent Publication Number: 20040036163
Assignee: Intel Corporation (Santa Clara, CA)
Inventor: John G. Meyers (Sacramento, CA)
Primary Examiner: David Nelms
Assistant Examiner: Long Tran
Attorney: Schwegman, Lundberg, Woessner & Kluth, P.A.
Application Number: 10/226,070