Integrated circuit packaging system with interposer
An integrated circuit packaging system comprising: fabricating an interposer array having an access opening; fabricating a base package substrate sheet; attaching a first integrated circuit die over the base package substrate sheet; mounting the interposer array over the first integrated circuit die; and singulating a base package from the base package substrate sheet and the interposer array by cutting the access opening generally through the center.
Latest STATS ChipPAC Ltd. Patents:
- Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package
- Semiconductor Device and Method of Forming Substrate Including Embedded Component with Symmetrical Structure
- Semiconductor Device and Method of Forming a Package In-Fan Out Package
- Double-Sided Semiconductor Package and Dual-Mold Method of Making Same
- Semiconductor Device and Method of Forming POP Semiconductor Device with RDL Over Top Package
The present application contains subject matter related to U.S. patent application Ser. No 11/306,628, now U.S. Pat. No. 7,364,945. The related application is assigned to STATS ChipPAC Ltd.
TECHNICAL FIELDThe present invention relates generally to integrated circuit packaging, and more particularly to a system for forming three dimensional stacked packages with an interposer.
BACKGROUND ARTIntegrated circuits are used in many portable electronic products, such as cell phones, portable computers, voice recorders, etc. They are also used in many larger electronic systems, such as cars, planes, industrial control systems, and the like. Across virtually all applications, there continues to be demand for reducing the size and increasing performance of the devices. The intense demand is now at a peak in portable electronics that have become so ubiquitous and are frequently shrinking in size.
Wafer manufacturing strives to reduce transistor or capacitor feature size in order to increase circuit density and enhance functionality. Device geometries with sub-micron line widths are so common that individual chips routinely contain millions of electronic devices. Reduced feature size has been quite successful in improving electronic systems, and continuous development is expected in the future. However, significant obstacles to further reduction in feature size are being encountered. These obstacles include defect density control, optical system resolution limits, and availability of processing material and equipment. Attention has therefore increasingly shifted to semiconductor packaging as a means to fulfill the relentless demands for enhanced system performance and smaller component size.
Some of the functions that are required to support the new applications are based on different technologies. As an example, high capacity memory may be built in a different technology than a high speed processor. This situation prevents them from being fabricated on the same silicon wafer, but the different technologies can be packaged together to deliver highly space efficient components.
Drawbacks of conventional designs include a relatively large footprint of the package on the mounting surface of motherboard. The footprint reflects what is typically measured as the maximum dimension of the package, namely, the x-y dimension. In applications where mounting space is at a premium, such as pagers, portable telephones, and personal computers, among others, a large footprint is undesirable. With the goal of increasing the amount of circuitry in a package, but without increasing the area of the package so that the package does not take up any more space on the circuit board, manufacturers have been stacking two or more die within a single package. Unfortunately, sufficient overlap for electrical interconnect and large footprint top packages have plagued previous stacked package or package on package designs.
Thus, a need still remains for an integrated circuit packaging system with interposer, that can support high volume and high quality stacked package designs. In view of the ever-increasing demand for more functions in a smaller space, it is increasingly critical that answers be found to these problems. In view of the ever-increasing commercial competitive pressures, along with growing consumer expectations and the diminishing opportunities for meaningful product differentiation in the marketplace, it is critical that answers be found for these problems. Additionally, the need to save costs, improve efficiencies and performance, and meet competitive pressures, adds an even greater urgency to the critical necessity for finding answers to these problems.
Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.
DISCLOSURE OF THE INVENTIONThe present invention provides an integrated circuit packaging system comprising: fabricating an interposer array having an access opening; fabricating a base package substrate sheet; attaching a first integrated circuit die over the base package substrate sheet; mounting the interposer array over the first integrated circuit die; and singulating a base package from the base package substrate sheet and the interposer array by cutting the access opening generally through the center.
Certain embodiments of the invention have other aspects in addition to or in place of those mentioned above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.
The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be evident based on the present disclosure, and that process or mechanical changes may be made without departing from the scope of the present invention.
In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits, system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the system are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGs. Where multiple embodiments are disclosed and described, having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features one to another will ordinarily be described with like reference numerals.
For expository purposes, the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the integrated circuit, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane. The term “on” means there is direct contact among elements. The term “system” as used herein means and refers to the method and to the apparatus of the present invention in accordance with the context in which the term is used. The term “processing” as used herein includes stamping, forging, patterning, exposure, development, etching, cleaning, and/or removal of the material or laser trimming as required in forming a described structure.
Referring now to
An encapsulant 118, such as an epoxy molding compound, may be formed over the electrical interconnects 116, the upper surface 104 of the base package substrate 102, the first integrated circuit die 108, the second integrated circuit die 112, the adhesive 110, and a portion of the interposer 114. Only the edges of the interposer 114 have the encapsulant 118 on it. The center area of the interposer 114 remains clear for mounting an additional integrated circuit package 120 thereon.
The base package substrate 102 may have an upper surface contact 122. The upper surface contact 122 may provide a conductive path for the electrical interconnects 116 by contacting base package vias 124, lower surface contacts 126, and system interconnects 128, such as a solder ball, solder column, solder bump, or stud bump. The structure of a base package 130 includes the base package substrate 102, the adhesive 110, the first integrated circuit die 108, the second integrated circuit die 112, the interposer 114, the electrical interconnects 116, the encapsulant 118 and the system interconnects 128.
The embodiment shown in
Referring now to
During the molding process, the encapsulant 118 flows through the access openings 206 in the interposer array 204 to surround the electrical interconnects 116, the first integrated circuit die 108, the second integrated circuit die 112, the adhesive 110, and a top surface of the base package substrate sheet 202. The system interconnects 128 may be adhered to the bottom surface of the base package substrate sheet 202 for electrical connection to the next level system (not shown).
Attaching the interposer array 204 provides a stable surface that resists warping. This is significant to the manufacturing process as it reduces the amount of excess of the encapsulant 118, known as flash, that may be extruded onto the contact surface of the interposer array 204.
Referring now to
Referring now to
Referring now to
Referring now to
Referring now to
Referring now to
Referring now to
The adhesive 110 is on the second integrated circuit die 112 for mounting the interposer 114. The electrical interconnects 116 couple the base package substrate 102, the first integrated circuit die 108, the second integrated circuit die 112, the interposer 114, or a combination thereof.
Referring now to
Referring now to
When the interposer array 204 is implemented for a particular design the position and number of the interposer contacts 132 may be different. The current figure is for example only and does not limit the number, type, or position of the interposer contacts 132.
Referring now to
Referring now to
Referring now to
The electrical interconnects 116 pass through the access opening 206 of the interposer array 204. The access opening 206 also allows the encapsulant 118 to easily flow through the package forming a reliable stacked die package.
Referring now to
It has been discovered that the present invention thus has numerous aspects.
A principle aspect of the present invention is that the interposer array of the integrated circuit packaging system prevents the interposer from becoming warped during the manufacturing process. This prevents the encapsulant from flowing onto the interposer contacts and the interposer pin pads.
Yet another important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance.
These and other valuable aspects of the present invention consequently further the state of the technology to at least the next level.
Thus, it has been discovered that the integrated circuit packaging system of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for high density integrated circuit packaging. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile and effective, can be surprisingly and unobviously implemented by adapting known technologies, and are thus readily suited for efficiently and economically manufacturing stacked die integrated circuit devices fully compatible with conventional manufacturing processes and technologies. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.
While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations that fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.
Claims
1. A method of manufacturing an integrated circuit packaging system comprising:
- fabricating an interposer array having an access opening;
- fabricating a base package substrate sheet having system interconnects on lower surface contacts;
- attaching a first integrated circuit die over the base package substrate sheet;
- attaching a second integrated circuit die over the first integrated circuit die;
- mounting the interposer array over the first integrated circuit die; and the second integrated circuit die;
- molding an encapsulant, for covering the first integrated circuit die, the second integrated circuit die, and the base package substrate sheet, through the access opening including a top portion of the interposer array exposed from the encapsulant; and
- singulating a base package from the base package substrate sheet and the interposer array by singulating the interposer array, substantially through the center of the access opening, and the base package substrate sheet, between the system interconnects, with a singulation device including exposing an interposer having recessed edges and corners exposed on a singulation edge.
2. The method as claimed in claim 1 further comprising coupling electrical interconnects through the access opening between the interposer array and the base package substrate sheet.
3. The method as claimed in claim 1 wherein molding the encapsulant through the access opening includes forming a base package array.
4. The method as claimed in claim 1 wherein mounting the second integrated circuit die over the first integrated circuit die includes coupling an electrical interconnect between the second integrated circuit die and the base package substrate sheet.
5. The method as claimed in claim 1 further comprising forming a contact array on the interposer array including interposer bonding contacts, interposer pin pads, interposer contacts, or a combination thereof.
6. A method of manufacturing an integrated circuit packaging system comprising:
- fabricating an interposer array having an access opening including forming an interposer bonding contact adjacent to the access opening;
- fabricating a base package substrate sheet having system interconnects on lower surface contacts including forming an upper surface contact on the base package substrate sheet;
- attaching a first integrated circuit die over the base package substrate sheet including applying an adhesive between the base package substrate sheet and the first integrated circuit die;
- attaching a second integrated circuit die over the integrated circuit die including applying an adhesive between the second integrated circuit die and the first integrated circuit die;
- mounting the interposer array over the first integrated circuit die and the second integrated circuit die including applying the adhesive between the interposer array and the second integrated circuit die;
- molding an encapsulant, for covering the first integrated circuit die, the second integrated circuit die, and the base package substrate sheet, through the access opening including a top portion of the interposer array exposed from the encapsulant; and
- singulating a base package from the base package substrate sheet and the interposer array by singulating the interposer array, substantially through the center of the access opening, and the base package substrate sheet, between the system interconnects, with a singulation device including exposing an interposer having recessed edges and corners exposed on a singulation edge.
7. The method as claimed in claim 6 further comprising coupling electrical interconnects through the access opening between the interposer array and the base package substrate sheet including coupling the second integrated circuit die to the first integrated circuit die, the base package substrate sheet, the interposer array, or a combination thereof.
8. The method as claimed in claim 6 wherein molding the encapsulant through the access opening includes forming a base package array including encasing an electrical interconnect and a portion of the interposer array.
9. The method as claimed in claim 6 wherein mounting the second integrated circuit die over the first integrated circuit die in which mounting the second integrated circuit die includes coupling an electrical interconnect between the second integrated circuit die and the base package substrate sheet for forming an electrical connection between the first integrated circuit die, the second integrated circuit die, the base package substrate sheet, the interposer array, or a combination thereof.
10. The method as claimed in claim 6 further comprising forming a contact array on the interposer array including interposer bonding contacts, interposer pin pads, interposer contacts, or a combination thereof including molding the encapsulant over the interposer bonding contacts and not on the interposer pin pads or the interposer contacts.
5579207 | November 26, 1996 | Hayden et al. |
5748452 | May 5, 1998 | Londa |
5854507 | December 29, 1998 | Miremadi et al. |
5963430 | October 5, 1999 | Londa |
6083775 | July 4, 2000 | Huang et al. |
6101100 | August 8, 2000 | Londa |
6165815 | December 26, 2000 | Ball |
6242932 | June 5, 2001 | Hembree |
6441481 | August 27, 2002 | Karpman |
6529027 | March 4, 2003 | Akram et al. |
6544816 | April 8, 2003 | Lim et al. |
6555917 | April 29, 2003 | Heo |
6618267 | September 9, 2003 | Dalal et al. |
6838761 | January 4, 2005 | Karnezos |
6861288 | March 1, 2005 | Shim et al. |
7093358 | August 22, 2006 | Akram et al. |
7109574 | September 19, 2006 | Chiu et al. |
7119427 | October 10, 2006 | Kim |
7259455 | August 21, 2007 | Seto |
20030197260 | October 23, 2003 | Nishimura et al. |
20040119153 | June 24, 2004 | Karnezos |
20040126910 | July 1, 2004 | Thomas et al. |
20040163240 | August 26, 2004 | Frezza |
20040201087 | October 14, 2004 | Lee |
20050118791 | June 2, 2005 | Sato et al. |
20060220256 | October 5, 2006 | Shim et al. |
Type: Grant
Filed: Sep 21, 2007
Date of Patent: Feb 28, 2012
Patent Publication Number: 20090079091
Assignee: STATS ChipPAC Ltd. (Singapore)
Inventors: Sungmin Song (Inchon), SeongMin Lee (Seoul), WonJun Ko (Sungnam-Si)
Primary Examiner: Jenny L Wagner
Attorney: Mikio Ishimaru
Application Number: 11/859,359
International Classification: H01L 21/00 (20060101); H01L 23/48 (20060101); H01L 23/52 (20060101); H01L 29/40 (20060101);