Lower chamber for a plasma processing apparatus
Latest Hitachi High-Technologies Corporation Patents:
Description
Claims
The ornamental design for a lower chamber for a plasma processing apparatus, as shown and described.
Referenced Cited
U.S. Patent Documents
| 4319432 | March 16, 1982 | Day |
| D404369 | January 19, 1999 | Kawachi |
| 6068548 | May 30, 2000 | Vote |
| 6264540 | July 24, 2001 | Fruitman |
| D658691 | May 1, 2012 | Suzuki |
| D693782 | November 19, 2013 | Mori |
| D703160 | April 22, 2014 | Tanimura |
| D716240 | October 28, 2014 | Lau |
| D722966 | February 24, 2015 | Smith |
| D734377 | July 14, 2015 | Hirakida |
| D741823 | October 27, 2015 | Tateno |
| D770992 | November 8, 2016 | Tauchi |
| D775710 | January 3, 2017 | Kim |
| 20040077167 | April 22, 2004 | Willis |
| 20050191947 | September 1, 2005 | Chen |
| 20070224864 | September 27, 2007 | Burns |
| 20120263569 | October 18, 2012 | Priddy |
Patent History
Patent number: D802545
Type: Grant
Filed: Oct 30, 2015
Date of Patent: Nov 14, 2017
Assignee: Hitachi High-Technologies Corporation (Tokyo)
Inventors: Susumu Tauchi (Tokyo), Takashi Uemura (Tokyo), Kohei Sato (Tokyo)
Primary Examiner: Thomas Johannes
Assistant Examiner: Shawn T Gingrich
Application Number: 29/544,071
Type: Grant
Filed: Oct 30, 2015
Date of Patent: Nov 14, 2017
Assignee: Hitachi High-Technologies Corporation (Tokyo)
Inventors: Susumu Tauchi (Tokyo), Takashi Uemura (Tokyo), Kohei Sato (Tokyo)
Primary Examiner: Thomas Johannes
Assistant Examiner: Shawn T Gingrich
Application Number: 29/544,071
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)