Semiconductor module
Description
The broken lines shown in the drawings represent portions of the semiconductor module that form no part of the claimed design.
Claims
The ornamental design for a semiconductor module, as shown and described.
Referenced Cited
U.S. Patent Documents
| 4218724 | August 19, 1980 | Kaufman |
| D317592 | June 18, 1991 | Yoshizawa |
| 5347160 | September 13, 1994 | Sutrina |
| D357462 | April 18, 1995 | Terasawa |
| D357671 | April 25, 1995 | Terasawa |
| D357672 | April 25, 1995 | Terasawa |
| 5408128 | April 18, 1995 | Furnival |
| 5410450 | April 25, 1995 | Iida |
| D360619 | July 25, 1995 | Terasawa |
| D389808 | January 27, 1998 | Yamada |
| D396450 | July 28, 1998 | Nishiura |
| 6078501 | June 20, 2000 | Catrambone |
| D441726 | May 8, 2001 | Sofue |
| 6521983 | February 18, 2003 | Yoshimatsu |
| 6774465 | August 10, 2004 | Lee |
| D606951 | December 29, 2009 | Soyano |
| 8107255 | January 31, 2012 | Sakamoto |
| D686174 | July 16, 2013 | Soyano |
| D705184 | May 20, 2014 | Takahashi |
| D710319 | August 5, 2014 | Chen |
| D712853 | September 9, 2014 | Nakamura |
| D717253 | November 11, 2014 | Jo |
| D717255 | November 11, 2014 | Lim |
| D721048 | January 13, 2015 | Nakamura |
| D721340 | January 20, 2015 | Nakamura |
| D748595 | February 2, 2016 | Bertalan |
| D754084 | April 19, 2016 | Kawase |
| D762185 | July 26, 2016 | Muehlensiep |
| D762597 | August 2, 2016 | Bertalan |
| D766851 | September 20, 2016 | Yoneyama |
| D767516 | September 27, 2016 | Yoneyama |
| D772184 | November 22, 2016 | Soyano |
| D773412 | December 6, 2016 | Yoneyama |
| D773413 | December 6, 2016 | Yoneyama |
| D774479 | December 20, 2016 | Soyano |
| D785577 | May 2, 2017 | Kawase |
| D798832 | October 3, 2017 | Hayashida |
| D799439 | October 10, 2017 | Hayashiguchi |
| 20010038143 | November 8, 2001 | Sonobe |
| 20030042584 | March 6, 2003 | Yamaguchi |
| 20100149774 | June 17, 2010 | Matsumoto |
| 20110044012 | February 24, 2011 | Matsumoto |
Patent History
Patent number: D810036
Type: Grant
Filed: Mar 27, 2017
Date of Patent: Feb 13, 2018
Assignee: FUJI ELECTRIC CO., LTD. (Kawasaki)
Inventors: Satoshi Sawayanagi (Matsumoto), Masahiro Taoka (Matsumoto), Tomofumi Oose (Matsumoto), Hideaki Takahashi (Omachi)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/598,481
Type: Grant
Filed: Mar 27, 2017
Date of Patent: Feb 13, 2018
Assignee: FUJI ELECTRIC CO., LTD. (Kawasaki)
Inventors: Satoshi Sawayanagi (Matsumoto), Masahiro Taoka (Matsumoto), Tomofumi Oose (Matsumoto), Hideaki Takahashi (Omachi)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/598,481
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)