Layer Is A Group Iii-v Semiconductor Compound Patents (Class 257/189)
-
Patent number: 7956383Abstract: A field effect transistor includes: a first nitride semiconductor layer having a plane perpendicular to a (0001) plane or a plane tilted with respect to the (0001) plane as a main surface; a second nitride semiconductor layer formed on the first nitride semiconductor layer and having a wider bandgap than the first nitride semiconductor layer; a third nitride semiconductor layer formed on the second nitride semiconductor layer; and a source electrode and a drain electrode formed so as to contact at least a part of the second nitride semiconductor layer or the third nitride semiconductor layer. A recess that exposes a part of the second nitride semiconductor layer is formed between the source electrode and the drain electrode in the third nitride semiconductor layer. A gate electrode is formed in the recess and an insulating film is formed between the third nitride semiconductor layer and the gate electrode.Type: GrantFiled: April 1, 2008Date of Patent: June 7, 2011Assignee: Panasonic CorporationInventors: Masayuki Kuroda, Tetsuzo Ueda
-
Patent number: 7943924Abstract: Light emitting devices include a gallium nitride-based epitaxial structure that includes an active light emitting region and a gallium nitride-based outer layer, for example gallium nitride. A indium nitride-based layer, such as indium gallium nitride, is provided directly on the outer layer. A reflective metal layer or a transparent conductive oxide layer is provided directly on the indium gallium nitride layer opposite the outer layer. The indium gallium nitride layer forms a direct ohmic contact with the outer layer. An ohmic metal layer need not be used. Related fabrication methods are also disclosed.Type: GrantFiled: August 5, 2010Date of Patent: May 17, 2011Assignee: Cree, Inc.Inventors: Michael John Bergmann, Daniel Carleton Driscoll, David Todd Emerson
-
Patent number: 7943963Abstract: The present invention provides a top emission type organic light-emitting display device in a production of which it is possible to prevent the organic film from being oxidized when the upper transparent electrode is formed, and which is capable of emitting light at a low voltage. This organic light-emitting display device contains an organic light-emitting layer and an upper electrode and a lower electrode sandwiching the organic light-emitting layer, and is of a structure in which the emitted light is taken out from the upper electrode side, and a buffer layer mainly made of an oxide producing less oxygen by decomposition in the film-forming process than the upper electrode material is provided between the organic light-emitting layer and the upper electrode.Type: GrantFiled: February 10, 2005Date of Patent: May 17, 2011Assignee: Hitachi Displays, Ltd.Inventors: Hajime Murakami, Masao Shimizu, Sukekazu Aratani, Etsuko Nishimura, Masahiro Tanaka
-
Patent number: 7943964Abstract: An AlxGayIn1-x-yN crystal substrate of the present invention has a main plane having an area of at least 10 cm2. The main plane has an outer region located within 5 mm from an outer periphery of the main plane, and an inner region corresponding to a region other than the outer region. The inner region has a total dislocation density of at least 1×102 cm?2 and at most 1×106 cm?2. It is thereby possible to provide an AlxGayIn1-x-yN crystal substrate having a large size and a suitable dislocation density for serving as a substrate for a semiconductor device, a semiconductor device including the AlxGayIn1-x-yN crystal substrate, and a method of manufacturing the same.Type: GrantFiled: October 16, 2006Date of Patent: May 17, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Shinsuke Fujiwara, Tomoki Uemura, Takuji Okahisa, Koji Uematsu, Manabu Okui, Muneyuki Nishioka, Shin Hashimoto
-
Patent number: 7939354Abstract: A method of fabricating a nitride semiconductor laser comprises preparing a substrate having a plurality of marker structures and a crystalline mass made of a hexagonal gallium nitride semiconductor. The primary and back surfaces of the substrate intersect with a predetermined axis extending in the direction of a c-axis of the hexagonal gallium nitride semiconductor. Each marker structure extends along a reference plane defined by the c-axis and an m-axis of the hexagonal gallium nitride semiconductor. The method comprises cutting the substrate along a cutting plane to form a wafer of hexagonal gallium nitride semiconductor, and the cutting plane intersects with the plurality of the marker structures. The wafer has a plurality of first markers, each of which extends from the primary surface to the back surface of the wafer, and each of the first markers comprises part of each of the marker structures. The primary surface of the wafer is semipolar or nonpolar.Type: GrantFiled: March 3, 2009Date of Patent: May 10, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takashi Kyono, Katsushi Akita, Yusuke Yoshizumi
-
Patent number: 7935955Abstract: An object of the present invention is to provide a Group III nitride semiconductor multilayer structure having a smooth surface and exhibiting excellent crystallinity, which multilayer structure employs a low-cost substrate that can be easily processed. Another object is to provide a Group III nitride semiconductor light-emitting device comprising the multilayer structure. The inventive Group III nitride semiconductor multilayer structure comprises a substrate; an AlxGa1-xN (0?x?1) buffer layer which is provided on the substrate and has a columnar or island-like crystal structure; and an AlxInyGa1-x-yN (0?x?1, 0?y?1, 0?x+y?1) single-crystal layer provided on the buffer layer, wherein the substrate has, on its surface, non-periodically distributed grooves having an average depth of 0.01 to 5 ?m.Type: GrantFiled: January 25, 2005Date of Patent: May 3, 2011Assignee: Showa Denko K.K.Inventor: Yasuhito Urashima
-
Patent number: 7915639Abstract: Embodiments of detectors made using lattice matched photoabsorbing layers are disclosed. A photodiode apparatus in accordance with one or more embodiments of the present invention comprises an indium phosphide substrate, and a photoabsorbing region comprising at least an indium gallium arsenide antimonide nitride (InGaAsSbN) layer, wherein the InGaAsSbN layer has a thickness of at least 100 nanometers and is nominally lattice-matched to the indium phosphide substrate.Type: GrantFiled: October 20, 2008Date of Patent: March 29, 2011Assignee: Aerius Photonics LLCInventors: Michael MacDougal, Jonathan Geske, John E. Bowers
-
Patent number: 7915640Abstract: A metamorphic buffer layer is formed on a semi-insulating substrate by an epitaxial growth method, a collector layer, a base layer, an emitter layer and an emitter cap layer are sequentially laminated on the metamorphic buffer layer, and a collector electrode is provided in contact with an upper layer of the metamorphic buffer layer. The metamorphic buffer layer is doped with an impurity, in a concentration equivalent to or higher than that in a conventional sub-collector layer, by an impurity doping process during crystal growth so that the metamorphic buffer layer will be able to play the role of guiding the collector current to the collector electrode. Since the sub-collector layer, which is often formed of a ternary mixed crystal or the like having a high thermal resistance, can be omitted, the heat generated in the semiconductor device can be rapidly released into the substrate.Type: GrantFiled: May 19, 2006Date of Patent: March 29, 2011Assignee: Sony CorporationInventor: Masaya Uemura
-
Patent number: 7910953Abstract: An optical semiconductor device includes a distributed Bragg reflection layer of a first conductivity type, a distortion elaxation layer of the first conductivity type, a light absorbing layer, and a semiconductor layer of a second conductivity type, sequentially arranged on a semiconductor substrate. The distortion relaxation layer the same material as the semiconductor substrate. The total optical length of layers between the distributed Bragg reflection layer and the light absorbing layer is an integer multiple of one-half the wavelength of incident light that is detected.Type: GrantFiled: November 12, 2008Date of Patent: March 22, 2011Assignee: Mitsubishi Electric CorporationInventors: Masaharu Nakaji, Eitaro Ishimura, Eiji Yagyu
-
Patent number: 7897976Abstract: The invention of this application is a field-effect transistor type light-emitting device having an electron injection electrode, i.e. a source electrode, a hole injection electrode, i.e. a drain electrode, an emission active member disposed between the source electrode and the drain electrode so as to contact with both electrodes, and a field application electrode, i.e. a gate electrode, for inducing electrons and holes in the emission active member, which is disposed in the vicinity of the emission active member via an electrically insulating member or an insulation gap. The emission active member is made of an inorganic semiconductor material having both an electron transporting property and a hole transporting property.Type: GrantFiled: February 18, 2003Date of Patent: March 1, 2011Assignee: Hoya CorporationInventors: Hiroshi Kawazoe, Satoshi Kobayashi, Yuki Tani, Hiroaki Yanagita
-
Patent number: 7863650Abstract: A process for fabricating a multilayer structure is provided as well as the structure itself. In accordance with one embodiment, the process includes growing a growth layer on a silicon substrate by epitaxial growth, forming at least one pattern from the growth layer, depositing an oxide layer on the silicon substrate, transferring a silicon active layer onto the oxide layer, forming a cavity in the silicon active layer oxide layer above the pattern, and growing a III-V material in the cavity.Type: GrantFiled: September 22, 2009Date of Patent: January 4, 2011Assignee: S.O.I. TEC Silicon on Insulator TechnologiesInventor: Fabrice Letertre
-
Patent number: 7863648Abstract: A field effect transistor (100) exhibiting good performance at high voltage operation and high frequency includes a first field plate electrode (116) and a second field plate electrode (118). The second field plate electrode includes a shielding part (119) located in the region between the first field plate electrode and a drain electrode (114), and serves to shield the first field plate electrode from the drain electrode. When in the cross sectional view in the gate length direction, the length in the gate length direction of an overlap region where the second field plate electrode (118) overlap the upper part of a structure including the first field plate electrode and a gate electrode (113) is designated as Lol, and the gate length is Lg, the relation expressed as 0 ?Lol/Lg?1 holds.Type: GrantFiled: June 12, 2006Date of Patent: January 4, 2011Assignee: NEC CorporationInventors: Hironobu Miyamoto, Yuji Ando, Yasuhiro Okamoto, Tatsuo Nakayama, Takashi Inoue, Kazuki Ota, Akio Wakejima, Kensuke Kasahara, Yasuhiro Murase, Kohji Matsunaga, Katsumi Yamanoguchi, Hidenori Shimawaki
-
Patent number: 7855402Abstract: In a HEMT with a spacer layer composed of a 3 nm-thick intrinsic InAlAs layer, a supply layer composed of a 4 nm-thick n-type InAlAs layer, and a barrier layer composed of a 5 nm-thick intrinsic InAlAs layer, the spacer layer and supply layer exist between a channel layer and a planar-doped layer and the total thickness of these layers is approximately 7 nm. For this reason, the impurity (Si) in the planar-doped layer never diffuses into the channel layer, making available an excellent low-noise characteristic. In addition, since an intrinsic semiconductor layer is used as the barrier layer, it is possible to obtain an adequate gate withstand voltage even if the barrier layer is made thinner. It is therefore possible to cancel the degradation of the transconductance gm by thinning the barrier layer.Type: GrantFiled: October 26, 2007Date of Patent: December 21, 2010Assignee: Fujitsu LimitedInventor: Tsuyoshi Takahashi
-
Patent number: 7851821Abstract: A group III nitride semiconductor device having a gallium nitride based semiconductor film with an excellent surface morphology is provided. A group III nitride optical semiconductor device 11a includes a group III nitride semiconductor supporting base 13, a GaN based semiconductor region 15, an active layer active layer 17, and a GaN semiconductor region 19. The primary surface 13a of the group III nitride semiconductor supporting base 13 is not any polar plane, and forms a finite angle with a reference plane Sc that is orthogonal to a reference axis Cx extending in the direction of a c-axis of the group III nitride semiconductor. The GaN based semiconductor region 15 is grown on the semipolar primary surface 13a. A GaN based semiconductor layer 21 of the GaN based semiconductor region 15 is, for example, an n-type GaN based semiconductor, and the n-type GaN based semiconductor is doped with silicon.Type: GrantFiled: February 26, 2010Date of Patent: December 14, 2010Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takashi Kyono, Yusuke Yoshizumi, Yohei Enya, Katsushi Akita, Masaki Ueno, Takamichi Sumitomo, Takao Nakamura
-
Patent number: 7851781Abstract: Various embodiments provide a buffer layer that is grown over a silicon substrate that provides desirable device isolation for devices formed relative to III-V material device layers, such as InSb-based devices, as well as bulk thin film grown on a silicon substrate. In addition, the buffer layer can mitigate parallel conduction issues between transistor devices and the silicon substrate. In addition, the buffer layer addresses and mitigates lattice mismatches between the film relative to which the transistor is formed and the silicon substrate.Type: GrantFiled: February 13, 2009Date of Patent: December 14, 2010Assignee: Intel CorporationInventors: Mantu K. Hudait, Mohamad A. Shaheen, Loren A. Chow, Peter G. Tolchinsky, Joel M. Fastenau, Dmitri Loubychev, Amy W. K. Liu
-
Patent number: 7847319Abstract: A semiconductor device has a Group III nitride semiconductor layer and a gate electrode formed on the Group III nitride semiconductor layer. The gate electrode contains an adhesion enhancing element. A thermally oxidized insulating film is interposed between the Group III nitride semiconductor layer and the gate electrode.Type: GrantFiled: November 21, 2007Date of Patent: December 7, 2010Assignee: Panasonic CorporationInventors: Yutaka Hirose, Yoshito Ikeda, Kaoru Inoue
-
Publication number: 20100289061Abstract: The infrared photodetector includes a contact layer formed over a semiconductor substrate 10, a quantum dot stack 24 formed on the contact layer 12 and including intermediate layers 22 and quantum dots 20 which are alternately stacked, and a contact layer 26 formed on the quantum dot stack 24. One of the plurality of intermediate layers, which is in contact with the contact layer, has an n-type impurity doped region 16 formed on a side nearer the interface with the contact layer 12.Type: ApplicationFiled: January 28, 2008Publication date: November 18, 2010Applicant: FUJITSU LIMITEDInventor: Yusuke Matsukura
-
Patent number: 7834380Abstract: A field effect transistor includes a first semiconductor layer made of a multilayer of a plurality of semiconductor films and a second semiconductor layer formed on the first semiconductor layer. A source electrode and a drain electrode are formed on the second semiconductor layer to be spaced from each other. An opening having an insulating film on its inner wall is formed in a portion of the second semiconductor layer sandwiched between the source electrode and the drain electrode so as to expose the first semiconductor layer therein. A gate electrode is formed in the opening to be in contact with the insulating film and the first semiconductor layer on the bottom of the opening.Type: GrantFiled: December 9, 2005Date of Patent: November 16, 2010Assignee: Panasonic CorporationInventors: Tetsuzo Ueda, Hidetoshi Ishida, Tsuyoshi Tanaka
-
Patent number: 7816664Abstract: A high-quality, substantially relaxed SiGe-on-insulator substrate material which may be used as a template for strained Si is described. The substantially relaxed SiGe-on-insulator substrate includes a Si-containing substrate, an insulating region that is resistant to Ge diffusion present atop the Si-containing substrate, and a substantially relaxed SiGe layer present atop the insulating region. The insulating region includes an upper region that is comprised of a thermal oxide and the substantially relaxed SiGe layer has a thickness of about 2000 nm or less.Type: GrantFiled: June 13, 2008Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Huajie Chen, Anthony G. Domenicucci, Keith E. Fogel, Devendra K. Sadana
-
Patent number: 7800129Abstract: An optical device with a quantum well is provided. The optical device includes an active layer made of a Group III-V semiconductor compound and having a quantum well of a bandgap grading structure in which conduction band energy and valence band energy change linearly with a slope with the content change of predetermined components while an energy bandgap between the conduction band energy and the valence band energy is maintained at a predetermined value; and two barrier layers, one of which is positioned on an upper surface of the active layer and the other is positioned on a lower surface of the active layer, and which are made of a Group III-V semiconductor compound and have higher conduction band energy and lower valence band energy than the active layer. A driving voltage is decreased and luminous efficiency and reliability are enhanced.Type: GrantFiled: May 17, 2007Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-sung Song
-
Patent number: 7800097Abstract: A semiconductor device includes a semiconductor substrate of n-type silicon including, in an upper portion thereof, a first polarity inversion region and a second polarity inversion regions spaced from each other and doped with a p-type impurity. A first HFET including a first active layer and a second HFET including a second active layer both made of a group III-V nitride semiconductor are independently formed on the respective polarity inversion regions in the semiconductor substrate, and the HFETs are electrically connected to each other through interconnects.Type: GrantFiled: December 13, 2005Date of Patent: September 21, 2010Assignee: Panasonic CorporationInventors: Yutaka Hirose, Tsuyoshi Tanaka
-
Patent number: 7799592Abstract: Semiconductor structures include a trench formed proximate a substrate including a first semiconductor material. A crystalline material including a second semiconductor material lattice mismatched to the first semiconductor material is formed in the trench. Process embodiments include removing a portion of the dielectric layer to expose a side portion of the crystalline material and defining a gate thereover. Defects are reduced by using an aspect ratio trapping approach.Type: GrantFiled: September 26, 2007Date of Patent: September 21, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 7777217Abstract: In a method for making an inclusion-free uniformly semi-insulating GaN crystal, an epitaxial nitride layer is deposited on a substrate. A 3D nucleation GaN layer is grown on the epitaxial nitride layer by HVPE under a substantially 3D growth mode, wherein a surface of the nucleation layer is substantially covered with pits and the aspect ratio of the pits is essentially the same. A GaN transitional layer is grown on the nucleation layer by HVPE under a condition that changes the growth mode from the substantially 3D growth mode to a substantially 2D growth mode. After growing the transitional layer, a surface of the transitional layer is substantially pit-free. A bulk GaN layer is grown on the transitional layer by HVPE. After growing the bulk layer, a surface of the bulk layer is smooth and substantially pit-free. The GaN is doped with a transition metal during at least one of the foregoing GaN growth steps.Type: GrantFiled: November 30, 2006Date of Patent: August 17, 2010Assignee: Kyma Technologies, Inc.Inventors: Edward A. Preble, Denis Tsvetkov, Andrew D. Hanser, N. Mark Williams, Xueping Xu
-
Patent number: 7776674Abstract: A method for forming a semiconductor structure. The method includes providing a semiconductor structure which includes (a) substrate, (b) a first semiconductor region on top of the substrate, wherein the first semiconductor region comprises a first semiconductor material and a second semiconductor material, which is different from the first semiconductor material, and wherein the first semiconductor region has a first crystallographic orientation, and (c) a third semiconductor region on top of the substrate which comprises the first and second semiconductor materials and has a second crystallographic orientation. The method further includes forming a second semiconductor region and a fourth semiconductor region on top of the first and the third semiconductor regions respectively. Both second and fourth semiconductor regions comprise the first and second semiconductor materials.Type: GrantFiled: August 1, 2008Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Huilong Zhu
-
Patent number: 7755023Abstract: Electronically tunable and reconfigurable hyperspectral IR detectors and methods for making the same are presented. In one embodiment, a reconfigurable hyperspectral sensor (or detector) detects radiation from about 0.4 ?m to about 2 ?m and beyond. This sensor is configured to be compact, and lightweight and offers hyperspectral imaging capability while providing wavelength agility and tunability at the chip-level. That is, the sensor is used to rapidly image across diverse terrain to identify man-made objects and other anomalies in cluttered environments.Type: GrantFiled: October 9, 2007Date of Patent: July 13, 2010Assignee: HRL Laboratories, LLCInventors: Rajesh D. Rajavel, David H. Chow, Andrew T. Hunter
-
Patent number: 7745850Abstract: A high electron mobility transistor is disclosed which has a triple-layered main semiconductor region formed on a silicon substrate via a multilayered buffer region. The multilayered buffer region is in the form of alternations of an aluminum nitride layer and a gallium nitride layer. Whilst the aluminum nitride layers are of n-like conductivity, the gallium nitride layers are doped into p-type conductivity, with the consequent creation of pn junctions between the two kinds of buffer layers. Another pn junction is formed between one p-type gallium nitride layer and the adjoining n-like electron transit layer included in the main semiconductor region. The pn junctions serve for reduction of current leakage.Type: GrantFiled: January 27, 2006Date of Patent: June 29, 2010Assignee: Sanken Electric Co., Ltd.Inventors: Koji Otsuka, Emiko Chino, Masataka Yanagihara
-
Patent number: 7741654Abstract: The present invention provides a semiconductor laser excellent in the current injection efficiency. In an inner stripe type semiconductor laser according to the present invention, a p type cladding layer 309 has a superlattice structure composed of GaN layers and Al0.1Ga0.9N layers, which are alternately layered on each other. The p type cladding layer 309 has a portion of high dislocation density and a portion of low dislocation density. That is, the dislocation density is relatively low in a region directly above an opening of the current-confining region 308, whereas the dislocation density is relatively high in a region directly above a current-confining region 308.Type: GrantFiled: September 15, 2005Date of Patent: June 22, 2010Assignee: NEC CorporationInventors: Kazuhisa Fukuda, Chiaki Sasaoka, Akitaka Kimura
-
Patent number: 7728358Abstract: The semiconductor device, which provides reduced electric current leakage and parasitic resistance to achieve stable current gain, is provided. A first polycrystalline semiconductor layer is grown on a p-type polycrystalline silicon film exposed in a lower surface of a visor section composed of a multiple-layered film containing a p-type polycrystalline silicon film and a silicon nitride film, while growing the first semiconductor layer on a n-type collector layer, and then the first polycrystalline semiconductor layer is selectively removed.Type: GrantFiled: August 7, 2008Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventors: Masataka Ono, Akiko Fujita
-
Patent number: 7723216Abstract: A method for growing reduced defect density planar gallium nitride (GaN) films is disclosed. The method includes the steps of (a) growing at least one silicon nitride (SiNx) nanomask layer over a GaN template, and (b) growing a thickness of a GaN film on top of the SiNx nanomask layer.Type: GrantFiled: May 9, 2007Date of Patent: May 25, 2010Assignee: The Regents of the University of CaliforniaInventors: Arpan Chakraborty, Kwang-Choong Kim, James S. Speck, Steven P. DenBaars, Umesh K. Mishra
-
Patent number: 7714355Abstract: In a BSCR or BJT ESD clamp, the breakdown voltage and DC voltage tolerance are controlled by controlling the size of the collector of the BJT device by masking part of the collector.Type: GrantFiled: December 20, 2005Date of Patent: May 11, 2010Assignee: National Semiconductor CorpInventors: Vladislav Vashchenko, Alexei Sadovnikov, Peter J. Hopper, Andy Strachan
-
Patent number: 7700969Abstract: A semiconductor device exhibiting interband tunneling with a first layer with a first conduction band edge with an energy above a first valence band edge, with the difference a first band-gap. A second layer with second conduction band edge with an energy above a second valence band edge, with the difference a second band-gap, and the second layer formed permitting electron carrier tunneling transport. The second layer is between the first and a third layer, with the difference between the third valence band edge and the third conduction band edge a third band-gap. A Fermi level is nearer the first conduction band edge than the first valence band edge. The second valence band edge is beneath the first conduction band edge. The second conduction band edge is above the third valence band edge. The Fermi level is nearer the third valence band edge than to the third conduction band edge.Type: GrantFiled: January 30, 2007Date of Patent: April 20, 2010Assignee: HRL Laboratories, LLCInventors: Joel N. Schulman, David H. Chow, Chanh Nguyen
-
Patent number: 7700905Abstract: The invention concerns a radiation detector for detecting radiation having a defined spectral sensitivity distribution (14) that exhibits a sensitivity maximum at a defined wavelength ?0, wherein the radiation detector preferably contains a III-V semiconductor material and particularly preferably comprises at least one semiconductor chip (1) and at least one optical filter disposed after the semiconductor chip, the semiconductor chip containing at least one III-V semiconductor material and the optical filter absorbing radiation of a wavelength that is greater than the wavelength ?0 of the sensitivity maximum.Type: GrantFiled: August 24, 2004Date of Patent: April 20, 2010Assignee: Osram Opto Semiconductors GmbHInventors: Heinz Haas, Frank Möllmer, Michael Schwind
-
Patent number: 7693360Abstract: On the back surface of a transparent plate having a light extracting part for outputting lights to the outside, an electrode for wiring, and an electrode for an electromagnetic shield, an optical device is flip-chip mounted right under the light extracting part, an a driver IC is flip-chip mounted at a desired position with metal bumps. When currents driving the optical device flow from the driver IC according to an electric logical signal from the outside, an optical signal is emitted from the optical device, and is output to the outside through the light extracting part. The light extracting part may be provided with a light coupling material or an optical axis converter.Type: GrantFiled: April 18, 2003Date of Patent: April 6, 2010Assignee: NEC CorporationInventors: Takanori Shimizu, Takara Sugimoto, Jun-ichi Sasaki, Kazuhiko Kurata
-
Patent number: 7687874Abstract: In a mesa type PIN-PD formed using a heavily doped semiconductor material, a high frequency response is degraded as slow carriers occur in a heavily doped layer when light incident into a light receiving section transmits through an absorbing layer and reaches the heavily doped layer on a side near the substrate. In a p-i-n multilayer structure, a portion corresponding to a light receiving section of a heavily doped layer on a side near a substrate is previously made thinner than the periphery of the light receiving section by an etching or selective growth technique, over which an absorbing layer and another heavily doped layer are grown to form the light receiving section of mesa structure. This makes it possible to form a good ohmic contact and to realize a PIN-PD with excellent high frequency response characteristics.Type: GrantFiled: February 5, 2007Date of Patent: March 30, 2010Assignee: Opnext Japan, Inc.Inventors: Kazuhiro Komatsu, Yasushi Sakuma, Daisuke Nakai, Kaoru Okamoto, Ryu Washino
-
Patent number: 7687824Abstract: A heating process is performed in a nitrogen atmosphere at a temperature of not less than 1650° C. upon an epitaxial substrate including a single crystal base and an upper layer made of a group-III nitride crystal and epitaxially formed on a main surface of the single crystal base. The result shows that the heating process reduces the number of pits in a top surface to produce the effect of improving the surface flatness of the group-III nitride crystal. The result also shows that the dislocation density in the group-III nitride crystal is reduced to not more than one-half the dislocation density obtained before the heat treatment.Type: GrantFiled: June 24, 2005Date of Patent: March 30, 2010Assignee: NGK Insulators, Ltd.Inventors: Tomohiko Shibata, Keiichiro Asai, Shigeaki Sumiya
-
Patent number: 7687827Abstract: Semiconductor structures including one, or more, III-nitride material regions (e.g., gallium nitride material region) and methods associated with such structures are provided. The III-nitride material region(s) advantageously have a low dislocation density and, in particular, a low screw dislocation density. In some embodiments, the presence of screw dislocations in the III-nitride material region(s) may be essentially eliminated. The presence of a strain-absorbing layer underlying the III-nitride material region(s) and/or processing conditions can contribute to achieving the low screw dislocation densities. In some embodiments, the III-nitride material region(s) having low dislocation densities include a gallium nitride material region which functions as the active region of the device. The low screw dislocation densities of the active device region (e.g., gallium nitride material region) can lead to improved properties (e.g.Type: GrantFiled: July 7, 2004Date of Patent: March 30, 2010Assignee: Nitronex CorporationInventors: Edwin L. Piner, John C. Roberts, Pradeep Rajagopal
-
Patent number: 7687871Abstract: A photo-detector comprising: a photo absorbing layer comprising an n-doped semiconductor exhibiting a valence band energy level; a barrier layer, a first side of the barrier layer adjacent a first side of the photo absorbing layer, the barrier layer exhibiting a valence band energy level substantially equal to the valence band energy level of the doped semiconductor of the photo absorbing layer; and a contact area comprising a doped semiconductor, the contact area being adjacent a second side of the barrier layer opposing the first side, the barrier layer exhibiting a thickness and a conductance band gap sufficient to prevent tunneling of majority carriers from the photo absorbing layer to the contact area and block the flow of thermalized majority carriers from the photo absorbing layer to the contact area. Alternatively, a p-doped semiconductor is utilized, and conductance band energy levels of the barrier and photo absorbing layers are equalized.Type: GrantFiled: March 19, 2006Date of Patent: March 30, 2010Inventor: Shimon Maimon
-
Patent number: 7683398Abstract: A semiconductor device and a manufacturing method thereof are provided which enable reduction and enhanced stability of contact resistance between the back surface of a nitride substrate and an electrode formed thereover. A nitride semiconductor device includes an n-type GaN substrate (1) over which a semiconductor element is formed, and an n-electrode (10) as a metal electrode formed over the back surface of the GaN substrate (1). A connection layer (20) is formed between the GaN substrate (1) and the n-electrode (10), and the connection layer (20) is composed of a material that is other than nitride semiconductors and that contains silicon.Type: GrantFiled: March 2, 2007Date of Patent: March 23, 2010Assignee: Mitsubishi Electric CorporationInventors: Katsuomi Shiozawa, Kyozo Kanamoto, Kazushige Kawasaki, Hitoshi Sakuma, Yuji Abe
-
Patent number: 7679141Abstract: A method of forming a low-defect, substantially relaxed SiGe-on-insulator substrate material is provided. The method includes first forming a Ge-containing layer on a surface of a first single crystal Si layer which is present atop a barrier layer that is resistant to Ge diffusion. A heating step is then performed at a temperature that approaches the melting point of the final SiGe alloy and retards the formation of stacking fault defects while retaining Ge. The heating step permits interdiffusion of Ge throughout the first single crystal Si layer and the Ge-containing layer thereby forming a substantially relaxed, single crystal SiGe layer atop the barrier layer. Moreover, because the heating step is carried out at a temperature that approaches the melting point of the final SiGe alloy, defects that persist in the single crystal SiGe layer as a result of relaxation are efficiently annihilated therefrom.Type: GrantFiled: February 7, 2008Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Huajie Chen, Anthony G. Domenicucci, Keith E. Fogel, Richard J. Murphy, Devendra K. Sadana
-
Patent number: 7629670Abstract: In a radiation-emitting semiconductor component with a layer structure comprising an n-doped confinement layer, a p-doped confinement layer, and an active, photon-emitting layer disposed between the n-doped confinement layer and the p-doped confinement layer, it is provided according to the invention that the n-doped confinement layer is doped with a first n-dopant (or two mutually different n-dopants) for producing high active doping and a sharp doping profile, and the active layer is doped with only one second n-dopant, different from the first dopant, for improving the layer quality of the active layer.Type: GrantFiled: June 25, 2004Date of Patent: December 8, 2009Assignee: Osram Opto Semiconductors GmbHInventors: Rainer Butendeich, Norbert Linder, Bernd Mayer, Ines Pietzonka
-
Patent number: 7629663Abstract: This invention relates to an MSM type photo-detection device designed to detect incident light and comprising reflecting means (2) superposed on a support (1), to form a first mirror for a Fabry-Pérot type resonant cavity, a layer of material (3) that does not absorb light, an active layer (4) made of a semiconducting material absorbing incident light and a network (5) of polarization electrodes collecting the detected signal. The electrodes network is arranged on the active layer and is composed of parallel conducting strips at a uniform spacing at a period less than the wavelength of incident light, the electrodes network forming a second mirror for the resonant cavity, the optical characteristics of this second mirror being determined by the geometric dimensions of the said conducting strips. The distance separating the first mirror from the second mirror is determined to obtain a Fabry-Pérot type resonance for incident light between these two mirrors.Type: GrantFiled: July 24, 2003Date of Patent: December 8, 2009Assignee: Centre National de la Recherche ScientifiqueInventors: Fabrice Pardo, Stephane Collin, Jean-Luc Pelouard
-
Patent number: 7611974Abstract: A process for fabricating a multilayer structure is provided as well as the structure itself. In accordance with one embodiment, the process includes growing a growth layer on a silicon substrate by epitaxial growth, forming at least one pattern from the growth layer, depositing an oxide layer on the silicon substrate, transferring a silicon active layer onto the oxide layer, forming a cavity in the silicon active layer oxide layer above the pattern, and growing a III-V material in the cavity.Type: GrantFiled: September 5, 2007Date of Patent: November 3, 2009Assignee: S.O.I. Tec Silicon on Insulator TechnologiesInventor: Fabrice Letertre
-
Patent number: 7608825Abstract: There is provided an image pickup device which picks up an image of an object by absorbing light in a near infrared region reflected from the object and which has semiconductor photodetectors including an absorption layer of a bandgap wavelength in the range of 1.65 to 3.0 ?m.Type: GrantFiled: December 12, 2007Date of Patent: October 27, 2009Assignee: Sumitomo Electric Industries, Ltd.Inventors: Youichi Nagai, Yasuhiro Iguchi, Hiroshi Inada
-
Publication number: 20090242934Abstract: The present invention provides a highly reliable photodiode, as well as a simple method of fabricating such a photodiode. During fabrication of the photodiode, a grading layer is epitaxially grown on a top surface of an absorption layer, and a blocking layer, for inhibiting current flow, is epitaxially grown on a top surface of the grading layer. The blocking layer is then etched to expose a window region of the top surface of the grading layer. Thus, the etched blocking layer defines an active region of the absorption layer. A window layer is epitaxially regrown on a top surface of the blocking layer and on the window region of the top surface of the grading layer, and is then etched to form a window mesa.Type: ApplicationFiled: April 1, 2008Publication date: October 1, 2009Applicant: JDS Uniphase CorporationInventor: Syn-Yem Hu
-
Patent number: 7592654Abstract: CMOS image sensor having high sensitivity and low crosstalk, particularly at far-red to infrared wavelengths, and a method for fabricating a CMOS image sensor. A CMOS image sensor has a substrate, an epitaxial layer above the substrate, and a plurality of pixels extending into the epitaxial layer for receiving light. The image sensor also includes at least one of a horizontal barrier layer between the substrate and the epitaxial layer for preventing carriers generated in the substrate from moving to the epitaxial layer, and a plurality of lateral barrier layers between adjacent ones of the plurality of pixels for preventing lateral diffusion of electrons in the epitaxial layer.Type: GrantFiled: November 15, 2007Date of Patent: September 22, 2009Assignee: Aptina Imaging CorporationInventors: Sandeep R. Bahl, Fredrick P. LaMaster, David W. Bigelow
-
Patent number: 7592641Abstract: A semiconductor device includes a p-type nitride semiconductor layer (14); and a p-side electrode (18) including a palladium oxide film (30) connected to a surface of the nitride semiconductor layer (14).Type: GrantFiled: February 21, 2006Date of Patent: September 22, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Shinji Saito, Shinya Nunoue, Toshiyuki Oka
-
Patent number: 7576351Abstract: A nitride semiconductor light generating device comprises an n-type gallium nitride based semiconductor layer, a quantum well active layer including an InX1AlY1Ga1-X1-Y1N (1>X1>0, 1>Y1>0) well layer and an InX2AlY2Ga1-X2-Y2N (1>X2>0, 1>Y2>0) barrier layer, an InX3AlY3Ga1-X3-Y3N (1>X3>0, 1>Y3>0) layer provided between the quantum well active layer and the n-type gallium nitride based semiconductor layer, and a p-type AlGaN layer having a bandgap energy greater than that of the InX2AlY2Ga1-X2-Y2N barrier layer. The indium composition X3 is greater than an indium composition X1. The indium composition X3 is greater than an indium composition X2. The aluminum composition Y2 is smaller than an aluminum composition Y3. The aluminum composition Y1 is smaller than an aluminum composition Y3. The oxygen concentration of the quantum well active layer is lower than that of the InX3AlY3Ga1-X3-Y3N layer.Type: GrantFiled: January 26, 2007Date of Patent: August 18, 2009Assignees: Sumitomo Electric Industries, Ltd., RikenInventors: Takashi Kyono, Hideki Hirayama
-
Patent number: 7560725Abstract: A first Group III nitride compound semiconductor layer 31 is etched, to thereby form an island-like structure such as a dot-like, stripe-shaped, or grid-like structure, so as to provide a trench/post. Thus, a second Group III nitride compound layer 32 can be epitaxially grown, vertically and laterally, from a top surface of the post and a sidewall/sidewalls of the trench serving as a nucleus for epitaxial growth, to thereby bury the trench and also grow the layer in the vertical direction. In this case, propagation of threading dislocations contained in the first Group III nitride compound semiconductor layer 31 can be prevented in the upper portion of the second Group III nitride compound semiconductor 32 that is formed through lateral epitaxial growth. As a result, a region having less threading dislocations is formed at the buried trench.Type: GrantFiled: September 15, 2005Date of Patent: July 14, 2009Assignee: Toyoda Gosei Co., Ltd.Inventors: Masayoshi Koike, Yuta Tezen, Toshio Hiramatsu
-
Publication number: 20090173969Abstract: A semiconductor device having an AlGaN—GaN heterojunction structure including an AlGaN layer and a GaN layer which device exhibits no changes over time in sheet resistance. As shown in FIG. 1, in a semiconductor device having an AlGaN—GaN heterojunction structure including an AlGaN layer 1 and a GaN layer 2, when the Al molar fraction of AlGaN (x %) and the thickness of the AlGaN layer (y nm) satisfy the relations: x+y<55, 25?x?40, and y?10, y is smaller than the critical thickness, whereby no cracks are generated in the AlGaN layer. Therefore, the invention provides a semiconductor device exhibiting virtually no changes over time in sheet resistance despite high Al molar fraction.Type: ApplicationFiled: May 30, 2007Publication date: July 9, 2009Inventors: Junjiro Kikawa, Akira Suzuki, Masayoshi Kosaki, Koji Hirata
-
Patent number: RE41336Abstract: A fabrication process for a semiconductor device including a plurality of semiconductor layers, the plurality of semiconductor layers including at least a nitrogen-containing alloy semiconductor AlaGabIn1-a-bNxPyAszSb1-x-y-z (0?a?1, 0?b?1, 0<x<1, 0?y<1, 0?z<1), and a method of making the semiconductor device and apparatus. For at least two semiconductor layers out of the plurality of semiconductor layers, a value of lattice strain of said at least two semiconductor layers is set at less than a critical strain at which misfit dislocations are generated at an interface between said two adjacent semiconductor layers.Type: GrantFiled: January 2, 2003Date of Patent: May 18, 2010Assignee: Opnext Japan, IncInventors: Masahiko Kondow, Kazuhisa Uomi, Hitoshi Nakamura