Field Effect Device Patents (Class 257/24)
-
Publication number: 20110057168Abstract: A 3-terminal electronic device includes: a control electrode; a first electrode and a second electrode; and an active layer that is provided between the first electrode and the second electrode and is provided to be opposed to the control electrode via an insulating layer. The active layer includes a collection of nanosheets. When it is assumed that the nanosheets have an average size LS and the first electrode and the second electrode have an interval D therebetween, LS/D?10 is satisfied.Type: ApplicationFiled: August 26, 2010Publication date: March 10, 2011Applicant: SONY CORPORATIONInventor: Toshiyuki Kobayashi
-
Patent number: 7902089Abstract: An object of the present invention is to provide a new n-type transistor, different from the prior art, using a channel having a nanotube-shaped structure, and having n-type semiconductive properties. To realize this, a film of a nitrogenous compound 6 is formed directly on a channel 5 of a transistor 1 comprising a source electrode 2, a drain electrode 3, a gate electrode 4 and the n-type channel 5 having a nanotube-shaped structure and provided between the source electrode 2 and the drain electrode 3.Type: GrantFiled: February 10, 2006Date of Patent: March 8, 2011Assignee: Japan Science and Technology AgencyInventors: Kazuhiko Matsumoto, Atsuhiko Kojima, Satoru Nagao
-
Publication number: 20110049473Abstract: A semiconductor structure includes an n-channel field effect transistor (NFET) nanowire, the NFET nanowire comprising a film wrapping around a core of the NFET nanowire, the film wrapping configured to provide tensile stress in the NFET nanowire. A method of making a semiconductor structure includes growing a film wrapping around a core of an n-channel field effect transistor (NFET) nanowire of the semiconductor structure, the film wrapping being configured to provide tensile stress in the NFET nanowire.Type: ApplicationFiled: August 28, 2009Publication date: March 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, Lidija Sekaric
-
Publication number: 20110049476Abstract: An Impact Ionization Field-Effect Transistor (I-MOS) device in which device degradation caused by hot carrier injection into a gate oxide is prevented. The device includes source, drain, and gate contacts, and a channel between the source and the drain. The channel has a dimension normal to the direction of a charge carrier transport in the channel such that the energy separation of the first two sub-bands equals or exceeds the effective energy band gap of the channel material.Type: ApplicationFiled: August 30, 2010Publication date: March 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mikael T. Bjoerk, Oliver Hayden, Joachim Knoch, Emanuel Loertscher, Heike E. Riel, Walter Heinrich Riess, Heinz Schmid
-
Publication number: 20110049475Abstract: This invention concerns a quantum device, suitable for quantum computing, based on dopant atoms located in a solid semiconductor or insulator substrate. In further aspects the device is scaled up. The invention also concerns methods of reading out from the devices, initializing them, using them to perform logic operations and making them.Type: ApplicationFiled: February 19, 2010Publication date: March 3, 2011Inventors: Lloyd Christopher Leonard Hollenberg, Andrew Steven Dzurak, Cameron Wellard, Alexander Rudolf Hamilton, David J. Reilly, Gerard J. Milburn, Robert Graham Clark
-
Publication number: 20110049474Abstract: An indirectly induced tunnel emitter for a tunneling field effect transistor (TFET) structure includes an outer sheath that at least partially surrounds an elongated core element, the elongated core element formed from a first semiconductor material; an insulator layer disposed between the outer sheath and the core element; the outer sheath disposed at a location corresponding to a source region of the TFET structure; and a source contact that shorts the outer sheath to the core element; wherein the outer sheath is configured to introduce a carrier concentration in the source region of the core element sufficient for tunneling into a channel region of the TFET structure during an on state.Type: ApplicationFiled: August 31, 2009Publication date: March 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mikael T. Bjoerk, Siegfried F. Karg, Joachim Knoch, Heike E. Reil, Walter H. Riess, Paul M. Solomon
-
Patent number: 7897960Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.Type: GrantFiled: August 20, 2009Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Kevin K. Chan, Philip G. Collins, Richard Martel, Hon-Sum Philip Wong
-
Publication number: 20110042648Abstract: A logic device includes: a substrate having a channel layer; two input terminal patterns of ferromagnetic material formed on the substrate and spaced apart from each other along a longitudinal direction of the channel layer so as to serve as the input terminals of a logic gate; and an output terminal pattern of ferromagnetic material formed on the substrate and disposed between the two input terminal patterns to serve as an output terminal of the logic gate. The output terminal pattern reads an output voltage by using spin accumulation and diffusion of electron spins which are injected into the channel layer from the input terminal patterns.Type: ApplicationFiled: January 8, 2010Publication date: February 24, 2011Inventors: Hyun Cheol Koo, Suk Hee Han, Joon Yeon Chang, Hyung Jun Kim, Jang Hae Ku
-
Patent number: 7892924Abstract: A method is disclosed for making a substantially charge balanced multi-nano shell drift region (MNSDR) for superjunction semiconductor devices atop a base substrate. The MNSDR has numerous concentric nano shell members NSM1, NSM2, . . . , NSMM (M>1) of alternating, substantially charge balanced first conductivity type and second conductivity type and with height NSHT. First, a bulk drift layer (BDL) is formed atop the base substrate. A substantially vertical cavity of pre-determined shape and size and with depth NSHT is then created into the top surface of BDL. The shell members NSM1, NSM2, . . . , NSMM are successively formed inside the vertical cavity, initially upon its vertical walls then moving toward its center, so as to successively fill the vertical cavity till a residual space remains therein. A semi-insulating or insulating fill-up nano plate is then formed inside the residual space to fill it up.Type: GrantFiled: December 2, 2009Date of Patent: February 22, 2011Assignee: Alpha and Omega Semiconductor, Inc.Inventors: Yeeheng Lee, Moses Ho, Lingpeng Guan
-
Patent number: 7893426Abstract: A single-electron transistor (1) has an elongate conductive channel (2) and a side gate (3) formed in a 5 nm-thick layer (4) of Ga0.98Mn0.02As. The single-electron transistor (1) is operable, in a first mode, as a transistor and, in a second mode, as non-volatile memory.Type: GrantFiled: August 9, 2006Date of Patent: February 22, 2011Assignee: Hitachi LimitedInventors: Jörg Wunderlich, David Williams, Tomas Jungwirth, Andrew Irvine, Bryan Gallagher
-
Publication number: 20110031473Abstract: Nanowire-based devices are provided. In one aspect, a SRAM cell includes at least one pair of pass gates and at least one pair of inverters formed adjacent to one another on a wafer. Each pass gate includes one or more device layers each having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region and a gate common to each of the pass gate device layers surrounding the nanowire channels. Each inverter includes a plurality of device layers each having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region and a gate common to each of the inverter device layers surrounding the nanowire channels.Type: ApplicationFiled: August 6, 2009Publication date: February 10, 2011Applicant: International Business Machines CorporationInventors: Josephine Chang, Paul Chang, Michael A. Guillorn, Jeffrey Sleight
-
Patent number: 7884368Abstract: One embodiment of the present invention is a thin film transistor having a gate electrode formed on an insulating substrate, a gate wire connected to the gate electrode, a capacitor electrode, a capacitor wire connected to the capacitor electrode, a gate insulator formed on the gate electrode, an oxide semiconductor pattern formed on the gate insulator, a sealing layer formed on the oxide semiconductor pattern, a drain electrode and a source electrode formed on the sealing layer, a drain wire connected to the drain electrode and a pixel electrode connected to the source electrode, the drain wire and the pixel electrode being in the same layer as the drain electrode and the source electrode.Type: GrantFiled: July 9, 2010Date of Patent: February 8, 2011Assignee: Toppan Printing Co., Ltd.Inventors: Mamoru Ishizaki, Manabu Ito, Masato Kon, Osamu Kina, Ryohei Matsubara
-
Patent number: 7880160Abstract: A memory includes a first tunneling field effect transistor including a first drain and a first source, the first drain coupled to a first resistive memory element. The memory includes a second tunneling field effect transistor including a second drain and sharing the first source, the second drain coupled to a second resistive memory element. The memory includes a first region coupled to the first source for providing a source node.Type: GrantFiled: May 22, 2006Date of Patent: February 1, 2011Assignee: Qimonda AGInventor: Thomas Nirschl
-
Patent number: 7880163Abstract: A novel nanostructure device operating in Junction Field Effect Transistor (JFET) mode is provided that avoids the majority of the carriers that interact with the interface (e.g. surface roughness, high-k scattering).Type: GrantFiled: October 6, 2008Date of Patent: February 1, 2011Assignee: IMECInventors: Bart Soree, Wim Magnus
-
Publication number: 20110012090Abstract: A silicon-germanium nanowire structure arranged on a support substrate is disclosed, The silicon-germanium nanowire structure includes at least one germanium-containing supporting portion arranged on the support substrate, at least one germanium-containing nanowire disposed above the support substrate and arranged adjacent the at least one germanium-containing supporting portion, wherein germanium concentration of the at least one germanium-containing nanowire is higher than the at least one germanium-containing supporting portion. A transistor comprising the silicon-germanium nanowire structure arranged on a support substrate is also provided. A method of forming a silicon-germanium nanowire structure arranged on a support substrate and a method of forming a transistor comprising forming the silicon-germanium nanowire structure arranged on a support substrate are also disclosed.Type: ApplicationFiled: December 7, 2007Publication date: January 20, 2011Applicant: AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCHInventors: Navab Singh, Jiang Yu, Guo Qiang Patrick Lo
-
Publication number: 20110006286Abstract: An electrical device includes an insulating substrate; an elongated piezoelectric semiconductor structure, a first electrode and a second electrode. A first portion of the elongated piezoelectric semiconductor structure is affixed to the substrate and a second portion of the elongated piezoelectric semiconductor structure extends outwardly from the substrate. The first electrode is electrically coupled to a first end of the first portion of the elongated piezoelectric semiconductor structure. The second electrode is electrically coupled to a second end of the first portion of the elongated piezoelectric semiconductor structure.Type: ApplicationFiled: August 13, 2010Publication date: January 13, 2011Applicant: GEORGIA TECH RESEARCH CORPORATIONInventors: Zhong L. Wang, Peng Fei
-
Publication number: 20100330687Abstract: Techniques for ultra-sensitive detection are provided. In one aspect, a detection device is provided. The detection device comprises a source; a drain; a nanowire comprising a semiconductor material having a first end clamped to the source and a second end clamped to the drain and suspended freely therebetween; and a gate in close proximity to the nanowire.Type: ApplicationFiled: July 31, 2006Publication date: December 30, 2010Applicant: International Business Machines CorporationInventors: Ali Afzali - Ardakani, Sudhir Gowda, Supratik Guha, Hendrik F. Hamann, Emanuel Tutuc
-
Publication number: 20100327260Abstract: The present invention relates to a single electron transistor operating at room temperature and a manufacturing method for same. More particularly, the present invention relates to a single electron transistor operating at room temperature, in which a quantum dot or a silicide quantum dot using a nanostructure is formed and a gate is positioned on the quantum dot so as to minimize influence on a tunneling barrier and achieve improved effectiveness in electric potential control for the quantum dot and operating efficiency of the transistor, and a manufacturing method for same.Type: ApplicationFiled: February 13, 2009Publication date: December 30, 2010Applicant: Chungbuk National University Industry-Academic Cooperation FoundationInventors: Jung Bum Choi, Seung Jun Shin
-
Publication number: 20100327259Abstract: Techniques for ultra-sensitive detection are provided. In one aspect, a detection device is provided. The detection device comprises a source; a drain; a nanowire comprising a semiconductor material having a first end clamped to the source and a second end clamped to the drain and suspended freely therebetween; and a gate in close proximity to the nanowire.Type: ApplicationFiled: July 15, 2010Publication date: December 30, 2010Applicant: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Sudhir Gowda, Supratik Guha, Hendrik F. Hamann, Emanuel Tutuc
-
Publication number: 20100327261Abstract: The present disclosure provides an apparatus and method for implementing a high hole mobility p-channel Germanium (“Ge”) transistor structure on a Silicon (“Si”) substrate. One exemplary apparatus may include a buffer layer including a GaAs nucleation layer, a first GaAs buffer layer, and a second GaAs buffer layer. The exemplary apparatus may further include a bottom barrier on the second GaAs buffer layer and having a band gap greater than 1.1 eV, a Ge active channel layer on the bottom barrier and having a valence band offset relative to the bottom barrier that is greater than 0.3 eV, and an AlAs top barrier on the Ge active channel layer wherein the AlAs top barrier has a band gap greater than 1.1 eV. Of course, many alternatives, variations and modifications are possible without departing from this embodiment.Type: ApplicationFiled: September 7, 2010Publication date: December 30, 2010Applicant: INTEL CORPORATIONInventors: Mantu K. Hudait, Suman Datta, Jack T. Kavalieros, Peter G. Tolchinsky
-
Patent number: 7858965Abstract: The present invention generally relates to nanoscale heterostructures and, in some cases, to nanowire heterostructures exhibiting ballistic transport, and/or to metal-semiconductor junctions that that exhibit no or reduced Schottky barriers. One aspect of the invention provides a solid nanowire having a core and a shell, both of which are essentially undoped. For example, in one embodiment, the core may consist essentially of undoped germanium and the shell may consist essentially of undoped silicon. Carriers are injected into the nanowire, which can be ballistically transported through the nanowire. In other embodiments, however, the invention is not limited to solid nanowires, and other configurations, involving other nanoscale wires, are also contemplated within the scope of the present invention. Yet another aspect of the invention provides a junction between a metal and a nanoscale wire that exhibit no or reduced Schottky barriers.Type: GrantFiled: May 25, 2007Date of Patent: December 28, 2010Assignee: President and Fellows of Harvard CollegeInventors: Wei Lu, Jie Xiang, Yue Wu, Brian P. Timko, Hao Yan, Charles M. Lieber
-
Patent number: 7858454Abstract: A method is provided for forming a self-aligned carbon nanotube (CNT) field effect transistor (FET). According to one feature, a self-aligned source-gate-drain (S-G-D) structure is formed that allows for the shrinking of the gate length to arbitrarily small values, thereby enabling ultra-high performance CNT FETs. In accordance with another feature, an improved design of the gate to possess a “T”-shape, referred to as the “T-Gate,” thereby enabling a reduction in gate resistance and further providing an increased power gain. The self-aligned T-gate CNT FET is formed using simple fabrication steps to ensure a low cost, high yield process.Type: GrantFiled: July 29, 2008Date of Patent: December 28, 2010Assignee: RF Nano CorporationInventor: Amol M. Kalburge
-
Publication number: 20100321044Abstract: The invention disclosed a sensing element integrating silicon nanowire gated-diodes with microfluidic channel, a manufacturing method and a detecting system thereof. The sensing element integrating silicon nanowire gated-diodes with a microfluidic channel comprises a silicon nanowire gated-diode, a plurality of reference electrodes, a passivation layer and a microfluidic channel. The reference electrodes are formed on the silicon nanowire gated-diodes, and the passivation layer having a surface decorated with chemical materials is used for covering the silicon nanowire gated-diodes, and the microfluidic channel is connected with the passivation layer. When a detecting sample is connected or absorbed on the surface of the passivation layer, the sensing element integrating silicon nanowire gated-diodes with the microfluidic channel can detect an electrical signal change.Type: ApplicationFiled: December 23, 2009Publication date: December 23, 2010Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Jeng-Tzong Sheu, Chen-Chia Chen
-
Patent number: 7855403Abstract: Hybrid carbon nanotube FET (CNFET), static ram (SRAM) and method of making same. A static ram memory cell has two cross-coupled semiconductor-type field effect transistors (FETs) and two nanotube FETs (NTFETs), each having a channel region made of at least one semiconductive nanotube, a first NTFET connected to the drain or source of the first semiconductor-type FET and the second NTFET connected to the drain or source of the second semiconductor-type FET.Type: GrantFiled: September 29, 2009Date of Patent: December 21, 2010Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Mitchell Meinhold, Steven L. Konsek, Thomas Rueckes, Frank Guo
-
Publication number: 20100315153Abstract: In one or more embodiments described herein, there is provided an apparatus comprising a substrate, and a plurality of carbon nanotubes (semiconducting nano-elements) disposed and fixed with said substrate. The nanotubes are disposed and fixed on said substrate such that they define a carbon nanotube network substantially at the percolation threshold of the network. As the network is at the percolation threshold, this provides for one or more signal paths extending from an input region to an output region. The apparatus is configured to, upon receiving particular input signalling via the input region, provide particular predefined output signalling at the output via the one or more signal paths, the particular output signalling being predefined according to the one or more one signal paths.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Inventors: Markku Anttoni Oksanen, Eira Seppälä, Vladmir Ermolov, Pirjo Pasanen
-
Publication number: 20100314610Abstract: A HEMT with improved electron confinement is formed by removing semiconductor cap material between the channel and the source and drain regions. The source and drain regions can be isolated from the gate region by an insulating layer. Significant noise reduction can be achieved as a result of these techniques. Also, removing the semiconductor cap material can provide an increased breakdown voltage for the transistor.Type: ApplicationFiled: April 9, 2010Publication date: December 16, 2010Inventors: Samson Mil'shtein, Amey V. Churi, Brian J. Rizzi, Peter N. Ersland
-
Publication number: 20100314609Abstract: Provided is a nanowire memory including a source and a drain corresponding to the source, and a nano channel formed to connect the source to the drain. Here, the nano channel includes a nanowire electrically connecting the source to the drain according to voltages of the source and drain, and a nanodot formed on the nanowire and having a plurality of potentials capturing charges. Thus, the nanowire memory has a simple structure, thereby simplifying a process. It can generate multi current levels by adjusting several energy states using gates, operate as a volatile or non-volatile memory by adjusting the gates and the energy level, and include another gate configured to adjust the energy level, resulting in formation of a hybrid structure of volatile and non-volatile memories.Type: ApplicationFiled: November 19, 2009Publication date: December 16, 2010Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Han Young YU, Byung Hoon Kim, Soon Young Oh, Yong Ju Yun, Yark Yeon Kim, Won Gi Hong
-
Patent number: 7851783Abstract: A method of fabricating a nanotube field-effect transistor having unipolar characteristics and a small inverse sub-threshold slope includes forming a local gate electrode beneath the nanotube between drain and source electrodes of the transistor and doping portions of the nanotube. In a further embodiment, the method includes forming at least one trench in the gate dielectric (e.g., a back gate dielectric) and back gate adjacent to the local gate electrode. Another aspect of the invention is a nanotube field-effect transistor fabricated using such a method.Type: GrantFiled: June 30, 2008Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Yu-Ming Lin
-
Patent number: 7847282Abstract: The disclosed embodiments relate to a vertical tunneling transistor that may include a channel disposed on a substrate. A quantum dot may be disposed so that an axis through the channel and the quantum dot is substantially perpendicular to the substrate. A gate may be disposed so that an axis through the channel, the quantum dot and the gate is substantially perpendicular to the substrate.Type: GrantFiled: August 13, 2008Date of Patent: December 7, 2010Assignee: Micron Technologies, IncInventor: Gurtej S. Sandhu
-
Patent number: 7846786Abstract: Provided is a method of fabricating a nano-wire array, including the steps of: depositing a nano-wire solution, which contains nano-wires, on a substrate; forming a first etch region in a stripe shape on the substrate and then patterning the nano-wires; forming drain and source electrode lines parallel to each other with the patterned nano-wires interposed therebetween; forming a plurality of drain electrodes which have one end connected to the drain electrode line and contact at least one of the nano-wires, and forming a plurality of source electrodes, which have one end connected to the source electrode line and contact the nano-wires that contact the drain electrodes; forming a second etch region between pairs of the drain and source electrodes so as to prevent electrical contacts between the pairs of the drain and source electrodes; forming an insulating layer on the substrate; and forming a gate electrode between the drain and source electrodes contacting the nano-wires on the insulating layer.Type: GrantFiled: October 30, 2007Date of Patent: December 7, 2010Assignees: Korea University Industrial & Academic Collaboration Foundation, Electronics and Telecommunications Research InstituteInventors: Hong Yeol Lee, Seung Eon Moon, Eun Kyoung Kim, Jong Hyurk Park, Kang Ho Park, Jong Dae Kim, Gyu Tae Kim, Jae Woo Lee, Hye Yeon Ryu, Jung Hwan Huh
-
Patent number: 7842940Abstract: A semiconducting material that has all the advantages of prior art SOI substrates including, for example, low parasitic capacitance and leakage, without having floating body effects is provided. More specifically, the present invention provides a Semiconductor-on-Pores (SOP) material that includes a top semiconductor layer and a bottom semiconductor layer, wherein the semiconductor layers are separated in at least one region by a porous semiconductor material. Semiconductor structures including the SOP material as a substrate as well as a method of fabricating the SOP material are also provided. The method includes forming a p-type region with a first semiconductor layer, converting the p-type region to a porous semiconductor material, sealing the upper surface of the porous semiconductor material by annealing, and forming a second semiconductor layer atop the porous semiconductor material.Type: GrantFiled: April 3, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Joel P. de Souza, Keith E. Fogel, Brian J. Greene, Devendra K. Sadana, Haining S. Yang
-
Publication number: 20100295024Abstract: A semiconductor structure includes a support and at least one block provided on the support. The block includes a stack including alternating layers based on a first semiconductor material and layers based on a second semiconductor material different from the first material, the layers presenting greater dimensions than layers such that the stack has a lateral tooth profile and a plurality of spacers filling the spaces formed by the tooth profile, the spacers being made of a third material different from the first material such that each of the lateral faces of the block presents alternating lateral bands based on the first material and alternating lateral bands based on the third material. At least one of the lateral faces of the block is partially coated with a material promoting the growth of nanotubes or nanowires, the catalyst material exclusively coating the lateral bands based on the first material or exclusively coating the lateral bands based on the third material.Type: ApplicationFiled: May 18, 2010Publication date: November 25, 2010Applicant: Commissariat a 1'Energie Atomique et aux Energies AlternativesInventors: Carole Pernel, CÉCILIA DUPRE
-
Publication number: 20100295023Abstract: Methods and apparatus for an electronic device such as a field effect transistor. One embodiment includes fabrication of an FET utilizing single walled carbon nanotubes as the semiconducting material. In one embodiment, the FETs are vertical arrangements of SWCNTs, and in some embodiments prepared within porous anodic alumina (PAA). Various embodiments pertain to different methods for fabricating the drains, sources, and gates.Type: ApplicationFiled: April 6, 2010Publication date: November 25, 2010Applicant: PURDUE RESEARCH FOUNDATIONInventors: Aaron D. Franklin, Timothy D. Sands, Timothy S. Fisher, David B. Janes
-
Publication number: 20100295025Abstract: Gate electrodes are formed on a semiconducting carbon nanotube, followed by deposition and patterning of a hole-inducing material layer and an electron inducing material layer on the carbon nanotube according to the pattern of a one dimensional circuit layout. Electrical isolation may be provided by cutting a portion of the carbon nanotube, forming a reverse biased junction of a hole-induced region and an electron-induced region of the carbon nanotube, or electrically biasing a region through a dielectric layer between two device regions of the carbon nanotube. The carbon nanotubes may be arranged such that hole-inducing material layer and electron-inducing material layer may be assigned to each carbon nanotube to form periodic structures such as a static random access memory (SRAM) array.Type: ApplicationFiled: August 4, 2010Publication date: November 25, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joerg Appenzeller, AJ Kleinosowski, Edward J. Nowak, Richard Q. Williams
-
Publication number: 20100295021Abstract: Nanowire-based devices are provided. In one aspect, a field-effect transistor (FET) inverter is provided. The FET inverter includes a plurality of device layers oriented vertically in a stack, each device layer having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region, wherein the source and drain regions of one or more of the device layers are doped with an n-type dopant and the source and drain regions of one or more other of the device layers are doped with a p-type dopant; a gate common to each of the device layers surrounding the nanowire channels; a first contact to the source regions of the one or more device layers doped with an n-type dopant; a second contact to the source regions of the one or more device layers doped with a p-type dopant; and a third contact common to the drain regions of each of the device layers. Techniques for fabricating a FET inverter are also provided.Type: ApplicationFiled: May 21, 2009Publication date: November 25, 2010Applicant: International Business Machines CorporationInventors: Josephine Chang, Paul Chang, Michael A. Guillorn, Jeffrey Sleight
-
Publication number: 20100295022Abstract: Nanowire-based field-effect transistors (FETs) and techniques for the fabrication thereof are provided. In one aspect, a FET is provided having a plurality of device layers oriented vertically in a stack, each device layer having a source region, a drain region and a plurality of nanowire channels connecting the source region and the drain region, wherein one or more of the device layers are configured to have a different threshold voltage from one or more other of the device layers; and a gate common to each of the device layers surrounding the nanowire channels.Type: ApplicationFiled: May 21, 2009Publication date: November 25, 2010Applicant: International Business Machines CorporationInventors: Josephine Chang, Paul Chang, Michael A Guillorn, Jeffrey Sleight
-
Publication number: 20100296340Abstract: A method for manufacturing a nanotube non-volatile memory cell is proposed. The method includes the steps of: forming a source electrode and a drain electrode, forming a nanotube implementing a conduction channel between the source electrode and the drain electrode, forming an insulated floating gate for storing electric charges by passivating conductive nanoparticles with passivation molecules and arranging a disposition of passivated conductive nanoparticles on the nanotube, the conductive nanoparticles being adapted to store the electric charges and being insulated by the passivation molecules from the nanotube, and forming a control gate coupled with the channel.Type: ApplicationFiled: September 8, 2006Publication date: November 25, 2010Inventors: Andrea Basco, Maria Viviana Volpe, Maria Fortuna Bevilacqua, Valeria Casuscelli
-
Publication number: 20100295020Abstract: A nanowire product and process for fabricating it has a wafer with a buried oxide (BOX) upper layer in which a well is formed and the ends of a nanowire are on the BOX layer forming a beam that spans the well. A mask coating is formed on the upper surface of the BOX layer leaving an uncoated window over a center part of the beam and also forming a mask coating around the beam intermediate ends between each end of the beam center part and a side wall of the well. Applying oxygen through the window thins the beam center part while leaving the wire intermediate ends over the well thicker and having a generally arched shape. A thermal oxide coating can be placed on the wire and also the mask on the BOX layer before oxidation.Type: ApplicationFiled: May 20, 2009Publication date: November 25, 2010Inventors: Tymon Barwicz, Lidija Sekaric, Jeffrey W. Sleight
-
Patent number: 7838943Abstract: A semiconductor structure in which a planar semiconductor device and a horizontal carbon nanotube transistor have a shared gate and a method of fabricating the same are provided in the present application. The hybrid semiconductor structure includes at least one horizontal carbon nanotube transistor and at least one planar semiconductor device, in which the at least one horizontal carbon nanotube transistor and the at least one planar semiconductor device have a shared gate and the at least one horizontal carbon nanotube transistor is located above a gate of the at least one planar semiconductor device.Type: GrantFiled: July 25, 2005Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III, Mark E. Masters
-
Publication number: 20100279426Abstract: Electronic devices comprising a dielectric material, at least one carbon sheet, and two electrode terminals are described herein. The devices exhibit non-linear current-versus-voltage response over a voltage sweep range in various embodiments. Uses of the electronic devices as two-terminal memory devices, logic units, and sensors are disclosed. Processes for making the electronic devices are disclosed. Methods for using the electronic devices in analytical methods are disclosed.Type: ApplicationFiled: September 29, 2008Publication date: November 4, 2010Applicant: William Marsh Rice UniversityInventors: James M. Tour, Yubao Li, Alexander Sinitskiy
-
Publication number: 20100276669Abstract: A nanodevice is disclosed. The nanodevice comprises: a drain region, a source region opposite to the drain region and being separated therefrom at least with a trench, and a gate region, isolated from the drain and the source regions and from the trench. The trench has a height which is between 1 nm and 30 nm.Type: ApplicationFiled: January 7, 2009Publication date: November 4, 2010Inventors: Shachar Richter, Elad Mentovich, Itshak Kalifa
-
Publication number: 20100276668Abstract: An integrated circuit structure includes a substrate; a channel layer over the substrate, wherein the channel layer is formed of a first III-V compound semiconductor material; a highly doped semiconductor layer over the channel layer; a gate dielectric penetrating through and contacting a sidewall of the highly doped semiconductor layer; and a gate electrode on a bottom portion of the gate dielectric. The gate dielectric includes a sidewall portion on a sidewall of the gate electrode.Type: ApplicationFiled: November 10, 2009Publication date: November 4, 2010Inventors: Chih-Hsin Ko, Clement Hsingjen Wann
-
Publication number: 20100276667Abstract: A nonvolatile memory electronic device including nanowire channel and nanoparticle-floating gate nodes, in which the nonvolatile memory electronic device, which comprises a semiconductor nanowire used as a charge transport channel and nanoparticles used as a charge trapping layer, is configured by allowing the nanoparticles to be adsorbed on a tunneling layer deposited on a surface of the semiconductor nanowire, whereby charge carriers moving through the nanowire are tunneled to the nanoparticles by a voltage applied to a gate, and then, the charge carriers are tunneled from the nanoparticles to the nanowire by the change of the voltage that has been applied to the gate, whereby the nonvolatile memory electronic device can be operated at a low voltage and increase the operation speed thereof.Type: ApplicationFiled: February 12, 2008Publication date: November 4, 2010Applicant: Korea University Industrial & Academic Collaboration FoundationInventors: Sangsig Kim, Chang Jun Yoon, Dong Young Jeong, Dong Hyuk Yeom
-
Patent number: 7825402Abstract: The present invention presents devices and methods for localized control and transport of excitons as well as separate processing of holes and electrons in a device with an optical input and an optical output. An example optoelectronic device includes a coupled or wide quantum well structure. Optical input and optical output electrodes are arranged over regions that are separated by a gate electrode region. The coupled or wide quantum well structure is dimensioned and formed from materials that create a nonzero distance d between the separated electron and hole of an excitors formed in response to the input. The flow of excitons (separated electrons and holes) between the optical input and optical output can be controlled by a voltage potentials applied to the localized gate electrode, optical input, and output electrodes.Type: GrantFiled: October 31, 2006Date of Patent: November 2, 2010Assignee: The Regents of the University of CaliforniaInventor: Leonid Butov
-
Publication number: 20100270536Abstract: Single-walled carbon nanotube transistor devices, and associated methods of making such devices include a porous structure for the single-walled carbon nanotubes. The porous structure may be anodized aluminum oxide or another material. Electrodes for source and drain of a transistor are provided at opposite ends of the single-walled carbon nanotube devices. A concentric gate surrounds at least a portion of a nanotube in a pore. A transistor of the invention may be especially suited for power transistor or power amplifier applications.Type: ApplicationFiled: July 6, 2010Publication date: October 28, 2010Applicant: ETAMOTA CORPORATIONInventor: Thomas W. Tombler, JR.
-
Patent number: 7821031Abstract: A switch circuit includes: a first FET that is connected to one of an input terminal and an output terminal, and performs ON/OFF operation under the control of a gate electrode connected to a control terminal; and a second FET that is connected between the first FET and the other one of the input terminal and the output terminal, and performs ON/OFF operation under the control of a gate electrode connected to the control terminal. The first FET has a higher gate backward breakdown voltage than that of the second FET. Alternatively, the first FET has lower OFF capacitance than that of the second FET.Type: GrantFiled: March 29, 2006Date of Patent: October 26, 2010Assignee: Eudyna Devices Inc.Inventor: Hajime Matsuda
-
Publication number: 20100264403Abstract: A method for forming an electronic switching device on a substrate, wherein the method comprises depositing the active semiconducting layer of the electronic switching device onto the substrate from a liquid dispersion of ligand-modified colloidal nanorods, and subsequently immersing the substrate into a growth solution to increase the diameter and/or length of the nanorods on the substrate, and wherein the as-deposited nanorods are aligned such that their long-axis is aligned preferentially in the plane of current flow in the electronic switching device.Type: ApplicationFiled: August 9, 2006Publication date: October 21, 2010Inventors: Henning Sirringhaus, Baoquan Sun
-
Publication number: 20100252815Abstract: In one embodiment, a semiconductor nanowire having a monotonically increasing width with distance from a middle portion toward adjoining semiconductor pads is provided. A semiconductor link portion having tapered end portions is lithographically patterned. During the thinning process that forms a semiconductor nanowire, the taper at the end portions of the semiconductor nanowire provides enhanced mechanical strength to prevent structural buckling or bending. In another embodiment, a semiconductor nanowire having bulge portions are formed by preventing the thinning of a semiconductor link portion at pre-selected positions. The bulge portions having a greater width than a middle portion of the semiconductor nanowire provides enhanced mechanical strength during thinning of the semiconductor link portion so that structural damage to the semiconductor nanowire is avoided during thinning.Type: ApplicationFiled: April 3, 2009Publication date: October 7, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, Lidija Sekaric
-
Publication number: 20100252814Abstract: Prototype semiconductor structures each including a semiconductor link portion and two adjoined pad portions are formed by lithographic patterning of a semiconductor layer on a dielectric material layer. The sidewalls of the semiconductor link portions are oriented to maximize hole mobility for a first-type semiconductor structures, and to maximize electron mobility for a second-type semiconductor structures. Thinning by oxidation of the semiconductor structures reduces the width of the semiconductor link portions at different rates for different crystallographic orientations. The widths of the semiconductor link portions are predetermined so that the different amount of thinning on the sidewalls of the semiconductor link portions result in target sublithographic dimensions for the resulting semiconductor nanowires after thinning.Type: ApplicationFiled: April 3, 2009Publication date: October 7, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lidija Sekaric, Tymon Barwicz, Dureseti Chidambarrao
-
Publication number: 20100252816Abstract: A multi-gate transistor includes a semiconductor fin over a substrate. The semiconductor fin includes a central fin formed of a first semiconductor material; and a semiconductor layer having a first portion and a second portion on opposite sidewalls of the central fin. The semiconductor layer includes a second semiconductor material different from the first semiconductor material. The multi-gate transistor further includes a gate electrode wrapping around sidewalls of the semiconductor fin; and a source region and a drain region on opposite ends of the semiconductor fin. Each of the central fin and the semiconductor layer extends from the source region to the drain region.Type: ApplicationFiled: December 16, 2009Publication date: October 7, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsin Ko, Clement Hsingjen Wann