Field Effect Device Patents (Class 257/24)
-
Patent number: 8212237Abstract: The present invention provides a nanostructured memory device comprising at least one semiconductor nanowire (3) forming a current transport channel, one or more shell layers (4) arranged around at least a portion of the nanowire (3), and nano-sized charge trapping centers (10) embedded in said one or more shell layers (4), and one or more gate electrodes (14) arranged around at least a respective portion of said one or more shell layers (4). Preferably said one or more shell layers (4) are made of a wide band gap material or an insulator. The charge trapping centers (10) may be charged/written by using said one or more gate electrodes (14) and a change in an amount of charge stored in one or more of the charge trapping centers (10) alters the conductivity of the nanowire (3).Type: GrantFiled: July 2, 2009Date of Patent: July 3, 2012Assignee: QuNano ABInventors: Lars Samuelson, Claes Thelander, Jonas Ohlsson, Anders Mikkelsen
-
Patent number: 8212290Abstract: A transistor device capable of high performance at high temperatures. The transistor comprises a gate having a contact layer that contacts the active region. The gate contact layer is made of a material that has a high Schottky barrier when used in conjunction with a particular semiconductor system (e.g., Group-III nitrides) and exhibits decreased degradation when operating at high temperatures. The device may also incorporate a field plate to further increase the operating lifetime of the device.Type: GrantFiled: March 23, 2007Date of Patent: July 3, 2012Assignee: Cree, Inc.Inventors: Sten Heikman, Yifeng Wu
-
Publication number: 20120153262Abstract: A process for forming a functionalized sensor for sensing a molecule of interest includes providing at least one single or multi-wall carbon nanotube having a first and a second electrode in contact therewith on a substrate; providing a third electrode including a decorating material on the substrate a predetermined distance from the at least one single or multi-wall carbon nanotube having a first and a second electrode in contact therewith, wherein the decorating material has a bonding affinity for a bioreceptors that react with the molecule of interest; and applying a voltage to the third electrode, causing the decorating material to form nanoparticles of the decorating material on the at least one single or multi-wall carbon nanotube.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Inventors: Makarand Paranjape, Jianyun Zhou
-
Publication number: 20120153263Abstract: The present disclosure relates to the field of microelectronic transistor fabrication and, more particularly, to the fabrication of a tunnel field effect transistor having an improved on-current level without a corresponding increasing the off-current level, achieved by the addition of a transition layer between a source and an intrinsic channel of the tunnel field effect transistor.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Inventors: Benjamin Chu-Kung, Gilbert Dewey, Marko Radosavljevic, Niloy Mukherjee
-
Patent number: 8202794Abstract: The contact resistance between an Ohmic electrode and an electron transit layer is reduced compared with a case in which the Ohmic electrode is provided to a depth less than the heterointerface. As a result, for an Ohmic electrode provided in a structure comprising an electron transit layer formed of a first semiconductor layer formed on a substrate, an electron supply layer comprising a second semiconductor layer forming a heterojunction with the electron transit layer and having a smaller electron affinity than the first semiconductor layer, and a two-dimensional electron layer induced in the electron transit layer in the vicinity of the heterointerface, the end portion of the Ohmic electrode is positioned in the electron transit layer in penetration into the electron supply layer at a depth equal to or greater than the heterointerface.Type: GrantFiled: April 5, 2011Date of Patent: June 19, 2012Assignee: Oki Electric Industry Co., Ltd.Inventors: Juro Mita, Katsuaki Kaifu
-
Publication number: 20120145997Abstract: A hot filament chemical vapor deposition method has been developed to grow at least one vertical single-walled carbon nanotube (SWNT). In general, various embodiments of the present invention disclose novel processes for growing and/or producing enhanced nanotube carpets with decreased diameters as compared to the prior art.Type: ApplicationFiled: February 6, 2007Publication date: June 14, 2012Applicant: William Marsh Rice UniversityInventors: Robert H. Hauge, Ya-Qiong Xu
-
Publication number: 20120145998Abstract: Transistor devices having nanoscale material-based channels and techniques for the fabrication thereof are provided. In one aspect, a transistor device includes a substrate; an insulator on the substrate; a gate embedded in the insulator with a top surface of the gate being substantially coplanar with a surface of the insulator; a dielectric layer over the gate and insulator; a channel comprising a carbon nanostructure material formed on the dielectric layer over the gate, wherein the dielectric layer over the gate and the insulator provides a flat surface on which the channel is formed; and source and drain contacts connected by the channel. A method of fabricating a transistor device is also provided.Type: ApplicationFiled: February 1, 2012Publication date: June 14, 2012Applicant: International Business Machines CorporationInventors: Zhihong Chen, Aaron D. Franklin, James B. Hannon, George S. Tulevski
-
Publication number: 20120138900Abstract: A method for forming a nanowire tunnel field effect transistor device includes forming a nanowire connected to a first pad region and a second pad region, the nanowire including a core portion and a dielectric layer, forming a gate structure on the dielectric layer of the nanowire, forming a first protective spacer on portions of the nanowire, implanting ions in a first portion of the exposed nanowire and the first pad region, implanting in the dielectric layer of a second portion of the exposed nanowire and the second pad region, removing the dielectric layer from the second pad region and the second portion, removing the core portion of the second portion of the exposed nanowire to form a cavity, and epitaxially growing a doped semiconductor material in the cavity to connect the exposed cross sections of the nanowire to the second pad region.Type: ApplicationFiled: February 14, 2012Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Josephine B. Chang, Isaac Lauer, Jeffrey W. Sleight
-
Publication number: 20120138899Abstract: In accordance with one or more embodiments, an apparatus and method involves a channel region, barrier layers separated by the channel region and a dielectric on one of the barrier layers. The barrier layers have band gaps that are different than a band gap of the channel region, and confine both electrons and holes in the channel region. A gate electrode applies electric field to the channel region via the dielectric. In various contexts, the apparatus and method are amenable to implementation for both electron-based and hole-based implementations, such as for nmos, pmos, and cmos applications.Type: ApplicationFiled: December 1, 2011Publication date: June 7, 2012Inventors: Aneesh Nainani, Krishna Chandra Saraswat
-
Patent number: 8193032Abstract: A method for formation of a carbon-based field effect transistor (FET) includes depositing a first dielectric layer on a carbon layer located on a substrate; forming a gate electrode on the first dielectric layer; etching an exposed portion of the first dielectric layer to expose a portion of the carbon layer; depositing a second dielectric layer over the gate electrode to form a spacer, wherein the second dielectric layer is deposited by atomic layer deposition (ALD), and wherein the second dielectric layer does not form on the exposed portion of the carbon layer; forming source and drain contacts on the carbon layer and forming a gate contact on the gate electrode to form the carbon-based FET.Type: GrantFiled: June 29, 2010Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Zhihong Chen, Dechao Guo, Shu-jen Han, Kai Zhao
-
Patent number: 8193524Abstract: An electronic device and method of manufacturing the device. The device includes a semiconducting region, which can be a nanowire, a first contact electrically coupled to the semiconducting region, and at least one second contact capacitively coupled to the semiconducting region. At least a portion of the semiconducting region between the first contact and the second contact is covered with a dipole layer. The dipole layer can act as a local gate on the semiconducting region to enhance the electric properties of the device.Type: GrantFiled: September 22, 2009Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Mikael T Bjoerk, Joachim Knoch, Heike E Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 8193562Abstract: Enhancement mode III-nitride devices are described. The 2DEG is depleted in the gate region so that the device is unable to conduct current when no bias is applied at the gate. Both gallium face and nitride face devices formed as enhancement mode devices.Type: GrantFiled: February 1, 2011Date of Patent: June 5, 2012Assignee: Tansphorm Inc.Inventors: Chang Soo Suh, Umesh Mishra
-
Publication number: 20120132892Abstract: Disclosed herein is a nano device, including: a carbon layer including one-layered graphene having a honeycombed planar structure in which carbon atoms are connected with each other and two or more-layered monocrystalline graphite; and one or more vertically-grown nanostructures formed on the carbon layer. This nano device can be used to manufacture an integrated circuit in which various devices including a graphene electronic device and a photonic device are connected with each other, and is a high-purity and high-quality nano device having a small amount of impurities because a metal catalyst is not used.Type: ApplicationFiled: May 27, 2010Publication date: May 31, 2012Applicant: SNU R&DB FOUNDATIONInventors: Gyu-chul Yi, Yong-Jin Kim
-
Patent number: 8188459Abstract: A nitride-based semiconductor device is provided. The nitride-base semiconductor device includes a substrate comprising one or more locally etched regions and a buffer layer comprising one or multiple InAlGaN layers on the substrate. A channel layer includes GaN on the buffer layer. A barrier layer includes one or multiple AlGaN layers on the channel layer.Type: GrantFiled: October 13, 2009Date of Patent: May 29, 2012Assignee: Massachusetts Institute of TechnologyInventors: Tomas Palacios, Jinwook Chung
-
Patent number: 8183556Abstract: A CMOS device includes a PMOS transistor with a first quantum well structure and an NMOS device with a second quantum well structure. The PMOS and NMOS transistors are formed on a substrate.Type: GrantFiled: December 15, 2005Date of Patent: May 22, 2012Assignee: Intel CorporationInventors: Suman Datt{dot over (a)}, Mantu K. Hudait, Mark L. Doczy, Jack T. Kavalieros, Majumdar Amlan, Justin K. Brask, Been-Yih Jin, Matthew V. Metz, Robert S. Chau
-
Patent number: 8183558Abstract: A compound semiconductor device includes a compound semiconductor substrate; epitaxially grown layers formed over the compound semiconductor substrate and including a channel layer and a resistance lowering cap layer above the channel layer; source and drain electrodes in ohmic contact with the channel layer; recess formed by removing the cap layer between the source and drain electrodes; a first insulating film formed on an upper surface of the cap layer and having side edges at positions retracted from edges, or at same positions as the edges of the cap layer in a direction of departing from the recess; a second insulating film having gate electrode opening and formed covering a semiconductor surface in the recess and the first insulating film; and a gate electrode formed on the recess via the gate electrode opening.Type: GrantFiled: February 8, 2011Date of Patent: May 22, 2012Assignee: Fujitsu LimitedInventors: Kozo Makiyama, Tsuyoshi Takahashi
-
Patent number: 8178866Abstract: The present invention provides an optoelectronic memory device, the method for manufacturing and evaluating the same. The optoelectronic memory device according to the present invention includes a substrate, an insulation layer, an active layer, source electrode and drain electrode. The substrate includes a gate, and the insulation layer is formed on the substrate. The active layer is formed on the insulation layer, and more particularly, the active layer is formed of a composite material comprising conjugated conductive polymers and quantum dots. Moreover, both of the source and the drain are formed on the insulation layer, and electrically connected to the active layer.Type: GrantFiled: June 15, 2009Date of Patent: May 15, 2012Assignee: National Chiao Tung UniversityInventors: Kung-Hwa Wei, Jeng-Tzong Sheu, Chen-Chia Chen, Mao-Yuan Chiu
-
Publication number: 20120104361Abstract: A transistor includes a substrate, a source electrode, a drain electrode and a nanowire-layer. The source electrode, the drain electrode and the nanowires-layer are formed on the substrate. The source electrode includes a plurality of first pointed portions, and the drain electrode includes a plurality of second pointed portions each aligned with a corresponding first pointed portions. The nanowire-layer is interconnected between the first pointed portions and the second pointed portions.Type: ApplicationFiled: December 17, 2010Publication date: May 3, 2012Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: CHIA-LING HSU
-
Publication number: 20120098590Abstract: A CMOS IC containing a quantum well electro-optical device (QWEOD) is disclosed. The QWEOD is formed in an NMOS transistor structure with a p-type drain region. The NLDD region abutting the p-type drain region forms a quantum well. The QWEOD may be fabricated with 65 nm technology node processes to have lateral dimensions less than 15 nm, enabling possible energy level separations above 50 meV. The quantum well electro-optical device may be operated in a negative conductance mode, in a photon emission mode or in a photo detection mode.Type: ApplicationFiled: August 26, 2011Publication date: April 26, 2012Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Tathagata Chatterjee, Robert C. Bowen
-
Patent number: 8159287Abstract: A field-effect transistor device, including: a semiconductor heterostructure comprising, in a vertically stacked configuration, a semiconductor gate layer between semiconductor source and drain layers, the layers being separated by heterosteps; the gate layer having a thickness of less than about 100 Angstroms; and source, gate, and drain electrodes respectively coupled with said source, gate, and drain layers. Separation of the gate by heterosteps, rather than an oxide layer, has very substantial advantages.Type: GrantFiled: October 10, 2008Date of Patent: April 17, 2012Assignee: The Board of Trustees of the University of IllinoisInventors: Milton Feng, Nick Holonyak, Jr.
-
Patent number: 8154011Abstract: A thin film transistor includes a source electrode, a drain electrode, a semiconductor layer, a channel and a gate electrode. The drain electrode is spaced from the source electrode. The gate electrode is insulated from the source electrode, the drain electrode, and the semiconducting layer by an insulating layer. The channel includes a plurality of carbon nanotube wires, one end of each carbon nanotube wire is connected to the source electrode, and opposite end of each the carbon nanotube wire is connected to the drain electrode.Type: GrantFiled: April 2, 2009Date of Patent: April 10, 2012Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Kai-Li Jiang, Qun-Qing Li, Shou-Shan Fan
-
Patent number: 8154012Abstract: A thin film transistor includes a source electrode, a drain electrode, a semiconducting layer, and a gate electrode. The drain electrode is spaced from the source electrode. The semiconducting layer is connected to the source electrode and the drain electrode. The gate electrode is insulated from the source electrode, the drain electrode, and the semiconducting layer by an insulating layer. The semiconducting layer includes a carbon nanotube film, a plurality of carbon nanotubes in the carbon nanotube film oriented along a direction from the source electrode to the drain electrode.Type: GrantFiled: April 2, 2009Date of Patent: April 10, 2012Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Kai-Li Jiang, Qun-Qing Li, Shou-Shan Fan
-
Patent number: 8148796Abstract: Disclosed are a solar cell and a manufacturing method thereof. The solar cell in accordance with an embodiment of the present invention includes: a substrate having a plurality of holes formed on one surface thereof; a metal layer formed on an inner wall of the hole and on one surface of the substrate; a p-type semiconductor coated on the metal layer; an n-type semiconductor formed inside the hole and on one surface of the substrate; a transparent conductive oxide formed on the n-type semiconductor; and an electrode terminal formed on the p-type semiconductor and on the transparent conductive oxide.Type: GrantFiled: May 28, 2009Date of Patent: April 3, 2012Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Ro-Woon Lee, Jae-Woo Joung, Shang-Hoon Seo, Tae-Gu Kim
-
Patent number: 8148715Abstract: This invention concerns a quantum device, suitable for quantum computing, based on dopant atoms located in a solid semiconductor or insulator substrate. In further aspects the device is scaled up. The invention also concerns methods of reading out from the devices, initializing them, using them to perform logic operations and making them.Type: GrantFiled: February 19, 2010Date of Patent: April 3, 2012Assignee: Quocor Pty. Ltd.Inventors: Lloyd Christopher Leonard Hollenberg, Andrew Steven Dzurak, Cameron Wellard, Alexander Rudolf Hamilton, David J. Reilly, Gerard J. Milburn, Robert Graham Clark
-
Publication number: 20120074386Abstract: Techniques are disclosed for forming a non-planar quantum well structure. In particular, the quantum well structure can be implemented with group IV or III-V semiconductor materials and includes a fin structure. In one example case, a non-planar quantum well device is provided, which includes a quantum well structure having a substrate (e.g. SiGe or GaAs buffer on silicon), a IV or III-V material barrier layer (e.g., SiGe or GaAs or AlGaAs), and a quantum well layer. A fin structure is formed in the quantum well structure, and an interfacial layer provided over the fin structure. A gate metal can be deposited across the fin structure. Drain/source regions can be formed at respective ends of the fin structure.Type: ApplicationFiled: September 24, 2010Publication date: March 29, 2012Inventors: Willy Rachmady, Ravi Pillarisetty, Van H. Le, Robert Chau
-
Patent number: 8143616Abstract: A structure includes a surface and a non-equilibrium two-dimensional semiconductor micro structure on the surface.Type: GrantFiled: April 20, 2009Date of Patent: March 27, 2012Assignees: Oregon State University, Hewlett Packard Development Company, L.P.Inventors: Gregory S. Herman, Peter Mardilovich, Chinmay Betrabet, Chih-hung Chang, Yu-jen Chang, Doo-Hyoung Lee, Mark W. Hoskins
-
Patent number: 8143658Abstract: The present invention relates to a nanostructured device for charge storage. In particular the invention relates to a charge storage device that can be used for memory applications. According to the invention the device comprise a first nanowire with a first wrap gate arranged around a portion of its length, and a charge storing terminal connected to one end, and a second nanowire with a second wrap gate arranged around a portion of its length. The charge storing terminal is connected to the second wrap gate, whereby a charge stored on the charge storing terminal can affect a current in the second nanowire. The current can be related to written (charged) or unwritten (no charge) state, and hence a memory function is established.Type: GrantFiled: March 26, 2008Date of Patent: March 27, 2012Assignee: QuNano ABInventors: Lars Samuelson, Claes Thelander
-
Publication number: 20120068158Abstract: Provided is an infrared light detector 100 with a plurality of first electronic regions 10 which are electrically independent from each other and arranged in a specific direction, formed by dividing a single first electronic region. An outer electron system which is electrically connected to each of the plurality of first electronic regions 10 in a connected status is configured such that an electron energy level of excited sub-bands of each of the plurality of first electron regions 10 in a disconnected status is sufficiently higher than a Fermi level of each of second electronic regions 20 opposed to each of the first electronic regions 10 in a conduction channel 120.Type: ApplicationFiled: April 16, 2010Publication date: March 22, 2012Applicant: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Susumu Komiyama, Patrick Nickels
-
Patent number: 8138501Abstract: Disclosed is a switching element provided with a gate dielectric film and an active layer disposed in contact with the gate dielectric film. The active layer includes carbon nanotubes, and the gate dielectric film includes non-conjugated polymer containing an aromatic ring in a side chain.Type: GrantFiled: February 7, 2008Date of Patent: March 20, 2012Assignee: NEC CorporationInventors: Satoru Toguchi, Masahiko Ishida, Hiroyuki Endoh
-
Patent number: 8138491Abstract: A self-aligned carbon-nanotube field effect transistor semiconductor device comprises a carbon-nanotube deposited on a substrate, a source and a drain formed at a first end and a second end of the carbon-nanotube, respectively, and a gate formed substantially over a portion of the carbon-nanotube, separated from the carbon-nanotube by a dielectric film.Type: GrantFiled: August 20, 2009Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Kevin K. Chan, Philip G. Collins, Richard Martel, Hon-Sum Philip Wong
-
Publication number: 20120061649Abstract: A method to form a strain-inducing semiconductor region is described. In one embodiment, formation of a strain-inducing semiconductor region laterally adjacent to a crystalline substrate results in a uniaxial strain imparted to the crystalline substrate, providing a strained crystalline substrate. In another embodiment, a semiconductor region with a crystalline lattice of one or more species of charge-neutral lattice-forming atoms imparts a strain to a crystalline substrate, wherein the lattice constant of the semiconductor region is different from that of the crystalline substrate, and wherein all species of charge-neutral lattice-forming atoms of the semiconductor region are contained in the crystalline substrate.Type: ApplicationFiled: June 15, 2011Publication date: March 15, 2012Inventors: Suman Datta, Jack T. Kavalieros, Been-Yih Jin
-
Publication number: 20120056161Abstract: A graphene-based field effect transistor includes source and drain electrodes that are self-aligned to a gate electrode. A stack of a seed layer and a dielectric metal oxide layer is deposited over a patterned graphene layer. A conductive material stack of a first metal portion and a second metal portion is formed above the dielectric metal oxide layer. The first metal portion is laterally etched employing the second metal portion, and exposed portions of the dielectric metal oxide layer are removed to form a gate structure in which the second metal portion overhangs the first metal portion. The seed layer is removed and the overhang is employed to shadow proximal regions around the gate structure during a directional deposition process to form source and drain electrodes that are self-aligned and minimally laterally spaced from edges of the gate electrode.Type: ApplicationFiled: September 7, 2010Publication date: March 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Phaedon Avouris, Damon B. Farmer, Yu-Ming Lin, Yu Zhu
-
Patent number: 8124961Abstract: A single electron transistor includes source/drain layers disposed apart on a substrate, at least one nanowire channel connecting the source/drain layers, a plurality of oxide channel areas in the nanowire channel, the oxide channel areas insulating at least one portion of the nanowire channel, a quantum dot in the portion of the nanowire channel insulated by the plurality of oxide channel areas, and a gate electrode surrounding the quantum dot.Type: GrantFiled: June 3, 2011Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Dae Suk, Kyoung-Hwan Yeo, Ming Li, Yun-Young Yeoh
-
Patent number: 8119488Abstract: A quantum well device and a method for manufacturing the same are disclosed. In one aspect, the device includes a quantum well region overlying a substrate, a gate region overlying a portion of the quantum well region, a source and drain region adjacent to the gate region. The quantum well region includes a buffer structure overlying the substrate and including semiconductor material having a first band gap, a channel structure overlying the buffer structure including a semiconductor material having a second band gap, and a barrier layer overlying the channel structure and including an un-doped semiconductor material having a third band gap. The first and third band gap are wider than the second band gap. Each of the source and drain region is self-aligned to the gate region and includes a semiconductor material having a doped region and a fourth band gap wider than the second band gap.Type: GrantFiled: February 24, 2011Date of Patent: February 21, 2012Assignees: IMEC, Katholieke Universiteit LeuvenInventors: Geert Hellings, Geert Eneman, Marc Meuris
-
Patent number: 8120015Abstract: A resonant structure is provided, including a first terminal, a second terminal which faces the first terminal, a wire unit which connects the first terminal and the second terminal, a third terminal which is spaced apart at a certain distance from the wire unit and which resonates the wire unit, and a potential barrier unit which is formed on the wire unit and which provides a negative resistance component. Accordingly, transduction efficiency can be enhanced.Type: GrantFiled: January 22, 2009Date of Patent: February 21, 2012Assignees: Samsung Electronics Co., Ltd., Korea University Industrial and Academic Collaboration FoundationInventors: Yun-Kwon Park, Sung-Woo Hwang, Jea-Shik Shin, Byeoung-Ju Ha, Jae-Sung Rieh, In-Sang Song, Yong-Kyu Kim, Byeong-Kwon Ju, Hee-Tae Kim
-
Publication number: 20120038409Abstract: An apparatus including a first electrode; a second electrode; a nano-scale channel between the first electrode and the second electrode wherein the nano-scale channel has a first state in which an electrical impedance of the nano-scale channel is relatively high and a second state in which the electrical impedance of the nano-scale channel is relatively low; dielectric adjacent the nano-scale channel; and a gate electrode adjacent the dielectric configured to control a threshold number of quanta of stimulus, wherein the nano-scale channel is configured to switch between the first state and the second state in response to an application of a quantum of stimulus above the threshold number of quanta of stimulus.Type: ApplicationFiled: August 13, 2010Publication date: February 16, 2012Inventors: Alan COLLI, Richard White
-
Publication number: 20120032149Abstract: Transistor devices having vertically stacked carbon nanotube channels and techniques for the fabrication thereof are provided. In one aspect, a transistor device is provided. The transistor device includes a substrate; a bottom gate embedded in the substrate with a top surface of the bottom gate being substantially coplanar with a surface of the substrate; a stack of device layers on the substrate over the bottom gate, wherein each of the device layers in the stack includes a first dielectric, a carbon nanotube channel on the first dielectric, a second dielectric on the carbon nanotube channel and a top gate on the second dielectric; and source and drain contacts that interconnect the carbon nanotube channels in parallel. A method of fabricating a transistor device is also provided.Type: ApplicationFiled: August 4, 2010Publication date: February 9, 2012Applicant: International Business Machines CorporationInventors: Zhihong Chen, Aaron Daniel Franklin, Shu-Jen Han
-
Publication number: 20120025169Abstract: Transistors and methods for forming transistors from groups of nanostructures are disclosed herein. The transistor may be formed from an array of nanostructures that are grown vertically on a substrate. The nanostructures may have lower, middle and upper segments that may be formed with different materials and/or doping to achieve desired effects. Collectively, the lower segments may form the source or drain, with the middle segments collectively forming the channel. Alternatively, the lower segments could collectively form the emitter or collector, with the middle segments collectively forming the base. Transistor electrodes may be planar metal structures that surround sidewalls of the nanostructures. The transistors may be Field Effect Transistors (FETs) or bipolar junction transistors (BJTs). Heterojunction bipolar junction transistors (HBTs) and high electron mobility transistors (HEMTs) are possible.Type: ApplicationFiled: August 2, 2010Publication date: February 2, 2012Applicant: SUNDIODE INC.Inventors: Danny E. Mars, James C. Kim, Sungsoo Yi
-
Publication number: 20120025170Abstract: A semiconductor device comprises an active layer above a first confinement layer. The active layer comprises a layer of ?-Sn less than 20 nm thick. The first confinement layer is formed of material with a wider band gap than ?-Sn, wherein the band gap offset between ?-Sn and this material allows confinement of charge carriers in the active layer so that the active layer acts as a quantum well. A similar second confinement layer may be formed over the active layer. This semiconductor device may be a p-FET. A method of fabricating such a semiconductor device is described.Type: ApplicationFiled: April 12, 2010Publication date: February 2, 2012Applicant: QINETIQ LIMITEDInventor: David John Wallis
-
Patent number: 8106424Abstract: A field effect transistor with a heterostructure includes a strained monocrystalline semiconductor layer formed on a carrier material, which has a relaxed monocrystalline semiconductor layer made of a first semiconductor material (Si) as the topmost layer. The strained monocrystalline semiconductor layer has a semiconductor alloy (GexSi1-x), where the proportion x of a second semiconductor material can be set freely. Furthermore, a gate insulation layer and a gate layer are formed on the strained semiconductor layer. To define an undoped channel region, drain/source regions are formed laterally with respect to the gate layer at least in the strained semiconductor layer. The possibility of freely setting the Ge proportion x enables a threshold voltage to be set as desired, whereby modern logic semiconductor components can be realized.Type: GrantFiled: August 20, 2010Date of Patent: January 31, 2012Assignee: Infineon Technologies AGInventor: Klaus Schruefer
-
Patent number: 8106383Abstract: A graphene field effect transistor includes a gate stack, the gate stack including a seed layer, a gate oxide formed over the seed layer, and a gate metal formed over the gate oxide; an insulating layer; and a graphene sheet displaced between the seed layer and the insulating layer.Type: GrantFiled: November 13, 2009Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Keith A. Jenkins, Yu-Ming Lin, Alberto Valdes-Garcia
-
Patent number: 8106382Abstract: A source electrode 105 which is connected to a portion of at least one semiconductor nanostructure 103 among a plurality of semiconductor nanostructures, a drain electrode 106 connected to another portion of the semiconductor nanostructure 103, and a gate electrode 102 capable of controlling electrical conduction of the semiconductor nanostructure 103 are included. The semiconductor nanostructures 103 include a low concentration region 108 having a relatively low doping concentration and a pair of high concentration regions 107 having a higher doping concentration than that of the low concentration region 108 and being connected to both ends of the low concentration region 108.Type: GrantFiled: June 18, 2007Date of Patent: January 31, 2012Assignee: Panasonic CorporationInventors: Tohru Saitoh, Takahiro Kawashima
-
Patent number: 8106510Abstract: A semiconductor structure having: an electrically and thermally conductive layer disposed on one surface of the semiconductor structure; an electrically and thermally conductive heat sink; a electrically and thermally conductive carrier layer; a plurality of electrically and thermally nano-tubes, a first portion of the plurality of nano-tubes having proximal ends disposed on a first surface of the carrier layer and a second portion of the plurality of nano-tubes having proximal ends disposed on an opposite surface of the carrier layer; and a plurality of electrically and thermally conductive heat conductive tips disposed on distal ends of the plurality of nano-tubes, the plurality of heat conductive tips on the first portion of the plurality of nano-tubes being attached to the conductive layer, the plurality of heat conductive tips on the second portion of the plurality of nano-tubes being attached to the heat sink.Type: GrantFiled: August 4, 2009Date of Patent: January 31, 2012Assignee: Raytheon CompanyInventors: David H. Altman, Erik F. Nordhausen, Steven D. Bernstein, Robert P. Molfino, Steven B. Wakefield
-
Publication number: 20120018704Abstract: A semiconductor device structure comprises an active layer and a buffer layer. The active layer is a quantum well structure. There is a lattice mismatch between the buffer layer and the active layer which places the active layer under biaxial compressive strain. Uniaxial tensile strain is applied to the active layer to reduce compressive strain on the active layer in a second direction but not in a first direction. This favours hole and electron mobility in the first direction, rendering the semiconductor device structure suitable for the formation of both p-channel and n-channel devices.Type: ApplicationFiled: April 12, 2010Publication date: January 26, 2012Applicant: QINETIQ LIMITEDInventors: David John Wallis, Richard Jefferies
-
Patent number: 8101984Abstract: A spin injector for use in a microelectronic device such as a field effect transistor (FET) is disclosed. The spin injector includes an array of ferromagnetic elements disposed within a semiconductor. The ferromagnetic elements within the array are arranged and spaced with respect to one another in a close arrangement such that electrons or holes are spin-polarized when passing through. The spin injector may be located above or at least partially within a source region of the FET. A spin injector structure may also be located above or at least partially within the drain region of the FET. The spin injector includes a semiconductor material containing an array of ferromagnetic elements disposed in the semiconductor material, wherein adjacent ferromagnetic elements within the array are separated by a distance within the range between about 1 nm and 100 nm.Type: GrantFiled: June 22, 2007Date of Patent: January 24, 2012Assignee: The Regents of the University of CaliforniaInventor: Ya-Hong Xie
-
Patent number: 8097515Abstract: A method for forming a nanowire field effect transistor (FET) device includes forming a nanowire over a semiconductor substrate, forming a gate structure around a portion of the nanowire, forming a capping layer on the gate structure; forming a first spacer adjacent to sidewalls of the gate and around portions of nanowire extending from the gate, forming a hardmask layer on the capping layer and the first spacer, removing exposed portions of the nanowire, epitaxially growing a doped semiconductor material on exposed cross sections of the nanowire to form a source region and a drain region, forming a silicide material in the epitaxially grown doped semiconductor material, and forming a conductive material on the source and drain regions.Type: GrantFiled: December 4, 2009Date of Patent: January 17, 2012Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy M. Cohen, Shreesh Narasimha, Jeffrey W. Sleight
-
Publication number: 20120007051Abstract: Techniques for defining a damascene gate in nanowire FET devices are provided. In one aspect, a method of fabricating a FET device is provided including the following steps. A SOI wafer is provided having a SOI layer over a BOX. Nanowires and pads are patterned in the SOI layer in a ladder-like configuration. The BOX is recessed under the nanowires. A patternable dielectric dummy gate(s) is formed over the recessed BOX and surrounding a portion of each of the nanowires. A CMP stop layer is deposited over the dummy gate(s) and the source and drain regions. A dielectric film is deposited over the CMP stop layer. The dielectric film is planarized using CMP to expose the dummy gate(s). The dummy gate(s) is at least partially removed so as to release the nanowires in a channel region. The dummy gate(s) is replaced with a gate conductor material.Type: ApplicationFiled: July 6, 2010Publication date: January 12, 2012Applicant: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Guy Cohen, Michael A. Guillorn
-
Publication number: 20120007052Abstract: An apparatus, system, and method for dual-channel FET devices is presented. In some embodiments, the nanowire FET device may include a first transistor on a substrate, where the first transistor includes a first group of nanowires made of silicon. The nanowire FET device may also include a second transistor on the same substrate, where the second transistor includes a second group of nanowires made of silicon-germanium.Type: ApplicationFiled: July 7, 2010Publication date: January 12, 2012Inventors: Christopher C. Hobbs, Kerem Akarvardar, Injo OK
-
Patent number: 8093644Abstract: A carbon nanotube based memory device comprises a set of three concentric carbon nanotubes having different diameters. The diameters of the three concentric carbon nanotubes are selected such that an inner carbon nanotube is semiconducting, and intershell electron transport occurs between adjacent carbon nanotubes. Source and drain contacts are made to the inner carbon nanotube, and a gate contact is made to the outer carbon nanotube. The carbon nanotube based memory device is programmed by storing electrons or holes in the middle carbon nanotube through intershell electron transport. Changes in conductance of the inner carbon nanotube due to the charge in the middle shell are detected to determine the charge state of the middle carbon nanotube. Thus, the carbon nanotube based memory device stores information in the middle carbon nanotube in the form of electrical charge.Type: GrantFiled: January 8, 2009Date of Patent: January 10, 2012Assignee: Internationl Business Machines CorporationInventor: Haining S. Yang
-
Patent number: 8093584Abstract: A self-aligned replacement metal gate QWFET device comprises a III-V quantum well layer formed on a substrate, a III-V barrier layer formed on the quantum well layer, a III-V etch stop layer formed on the III-V barrier layer, a III-V source extension region formed on the III-V etch stop layer and having a first sidewall, a source region formed on the III-V source extension region and having a second sidewall, a III-V drain extension region formed on the III-V etch stop layer and having a third sidewall, a drain region formed on the III-V drain extension region and having a fourth sidewall, a conformal high-k gate dielectric layer formed on the first, second, third, and fourth sidewalls and on a top surface of the etch stop layer, and a metal layer formed on the high-k gate dielectric layer.Type: GrantFiled: December 23, 2008Date of Patent: January 10, 2012Assignee: Intel CorporationInventors: Marko Radosavljevic, Benjamin Chu-Kung, Mantu K. Hudait, Ravi Pillarisetty