Light Responsive Or Combined With Light Responsive Device Patents (Class 257/257)
-
Patent number: 8158990Abstract: A light emitting device is constituted by flip-chip mounting a GaN-based LED chip. The GaN-based LED chip includes a light-transmissive substrate and a GaN-based semiconductor layer formed on the light-transmissive substrate, wherein the GaN-based semiconductor layer has a laminate structure containing an n-type layer, a light emitting layer and a p-type layer in this order from the light-transmissive substrate side, wherein a positive electrode is formed on the p-type layer, the electrode containing a light-transmissive electrode of an oxide semiconductor and a positive contact electrode electrically connected to the light-transmissive electrode, and the area of the positive contact electrode is half or less of the area of the upper surface of the p-type layer.Type: GrantFiled: October 5, 2007Date of Patent: April 17, 2012Assignee: Mitsubishi Chemical CorporationInventors: Takahide Joichi, Hiroaki Okagawa, Shin Hiraoka, Toshihiko Shima, Hirokazu Taniguchi
-
Patent number: 8124955Abstract: Memory devices having a plurality of memory cells, with each memory cell including a phase change material having a laterally constricted portion thereof. The laterally constricted portions of adjacent memory cells are vertically offset and positioned on opposite sides of the memory device. Also disclosed are memory devices having a plurality of memory cells, with each memory cell including first and second electrodes having different widths. Adjacent memory cells have the first and second electrodes offset on vertically opposing sides of the memory device. Methods of forming the memory devices are also disclosed.Type: GrantFiled: July 21, 2010Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8125085Abstract: A semiconductor device includes an interlayer film formed over a semiconductor substrate. A groove is formed in the interlayer film. A wiring formed in the groove is a copper alloy including copper and a metal element. An oxide layer of the metal element is formed over the surface of the wiring. The oxide layer is formed in a first region along a grain boundary of a copper crystal and a second region surrounded by the grain boundary, over the surface of the wiring. The oxide layer formed in the first region has a thickness greater than that of the oxide layer formed in the second region.Type: GrantFiled: June 9, 2009Date of Patent: February 28, 2012Assignee: Renesas Electronics CorporationInventors: Kazuyoshi Maekawa, Kenichi Mori, Kazuyuki Omori, Yuki Koyama
-
Patent number: 8120050Abstract: A light-emitting element includes a semiconductor substrate, a light emitting layer portion including an active layer on the semiconductor substrate, a first reflective layer between the semiconductor substrate and the active layer for reflecting light emitted from the active layer; and a second reflective layer between the semiconductor substrate and the first reflective layer for reflecting light with a wavelength different from that of the light reflected by the first reflective layer. The second reflective layer reflects light with a wavelength longer than that of the light reflected by the first reflective layer.Type: GrantFiled: September 16, 2009Date of Patent: February 21, 2012Assignee: Hitachi Cable, Ltd.Inventors: Taichiroo Konno, Takehiko Tani
-
Patent number: 8106429Abstract: Disclosed is an image sensor. The image sensor includes a semiconductor substrate including a lower interconnection, a plurality of upper interconnection sections protruding upward from the semiconductor substrate, a first trench disposed between the upper interconnection sections such that the upper interconnection sections are spaced apart from each other, a bottom electrode disposed on an outer peripheral surfaces of the upper interconnection sections, a first conductive layer disposed on an outer peripheral surface of the bottom electrode, an intrinsic layer disposed on the semiconductor substrate including the first conductive layer and the first trench, and having a second trench on the first trench, a second conductive layer disposed on the intrinsic layer and having a third trench on the second trench, a light blocking part disposed in the third trench, and a top electrode disposed on the light blocking part and the second conductive layer.Type: GrantFiled: August 27, 2008Date of Patent: January 31, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Tae Gyu Kim
-
Patent number: 8101979Abstract: An organic light-emitting display apparatus includes a plurality of pixels arranged on a substrate, each pixel includes: a display region including at least one pixel thin film transistor and an organic light-emitting device electrically connected to the pixel thin film transistor; and a sensor region electrically connected to the display region to affect an image display of the display region.Type: GrantFiled: March 20, 2008Date of Patent: January 24, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventor: Jong-Hyun Choi
-
Patent number: 8093595Abstract: A method of manufacturing a thin film array panel is provided, which includes: forming a gate line formed on a substrate; forming a gate insulating layer on the gate line; forming a semiconductor layer on the gate insulating layer; forming an ohmic contact layer on the semiconductor layer; forming a data line and a drain electrode disposed at least on the ohmic contact layer, forming an oxide on the data line; etching the ohmic contact layer using the data line and the drain electrode as an etch mask; and forming a pixel electrode connected to the drain electrode.Type: GrantFiled: October 30, 2009Date of Patent: January 10, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Gab Kim, Sung-Chul Kang, Ho-Min Kang, In-Ho Song, Hee-Hwan Choe
-
Patent number: 8093633Abstract: A semiconductor device includes a conducting channel (130) formed beneath a substrate surface with a pre-determined photo-conductivity spectral response. The channel is formed between two pn-junctions (126, 128) defining first and third photo-electric depletion regions at respective depths relative to the surface corresponding to penetration depths of light of different wavelengths. The first region (106) which has the light absorbing surface (104) above the first pn-junction (126) is specific to a first color. The channel region (130) between the two pn-junctions (126, 128) is photo-conductive to a second color. The third region below the second pn-junction (128) is sensitive to a third color. Electrical contacts (118, 120, 122, 124) are disposed on the source (112), the top gate (106), the drain (114) and the bottom gate (116) for receiving the electrical currents induced by the presence of the absorbed wavelengths.Type: GrantFiled: February 17, 2005Date of Patent: January 10, 2012Assignee: Nanyang Technological UniversityInventors: Daniel Pulu Poenar, Mihaela Carp
-
Patent number: 8076741Abstract: A photo sensing element array substrate is provided. The photo sensing element array substrate includes a flexible substrate and a plurality of photo sensing elements. The photo sensing elements are disposed in array on the flexible substrate. Each of the photo sensing elements includes a photo sensing thin film transistor (TFT), an oxide semiconductor TFT and a capacitor. The photo sensing TFT is disposed on the flexible substrate. The oxide semiconductor TFT is disposed on the flexible substrate. The oxide semiconductor TFT is electrically connected to the photo sensing TFT. The capacitor is disposed on the flexible substrate and electrically connected between the photo sensing TFT and the oxide semiconductor TFT. When the photo sensing element array substrate is bent, it remains unaffected from normal operation.Type: GrantFiled: April 22, 2009Date of Patent: December 13, 2011Assignee: Industrial Technology Research InstituteInventors: Chih-Ming Lai, Yung-Hui Yeh
-
Patent number: 8076697Abstract: A solid-state imaging device of a three-transistor pixel configuration having no selection transistor has a problem of a non-selection hot carrier white point, which is specific to this apparatus. A bias current during a non-reading period of pixels is made to flow to a pixel associated with an immediately previous selection pixel, for example, the immediately previous selection pixel itself. As a result, dark current only for one line occurs in each pixel, and the dark current for one line itself can be reduced markedly. Consequently, defective pixels due to non-selection hot carrier white points can be virtually eliminated.Type: GrantFiled: December 4, 2006Date of Patent: December 13, 2011Assignee: Sony CorporationInventor: Keiji Mabuchi
-
Patent number: 8062919Abstract: An integrated circuit, and method for manufacturing the integrated circuit, where the integrated circuit can include a phototransistor comprising a base having a SiGe base layer of a predetermined germanium composition and a thickness of more than 65 nm and less than about 90 nm. The integrated circuit can further include a transimpedance amplifier (TIA) receiving an output from the phototransistor. The phototransistor and the TIA can be built on a silicon substrate.Type: GrantFiled: August 10, 2007Date of Patent: November 22, 2011Assignee: Cornell Research Foundation, Inc.Inventors: Alyssa B. Apsel, Anand M. Pappu, Cheng Po Chen, Tao Yin
-
Patent number: 8058674Abstract: A 4-Terminal JFET includes a substrate having a first conduction type and an upper layer having a second, opposite, conduction type over the substrate. A gate and a source are embedded in the upper layer. A gate pad is electrically connected to the gate. A region, which has a first conduction type, is formed in the upper layer and separates the upper layer into two sections. This region reduces the overall capacitance between the gate pad and the source. Reduced overall gate to source capacitance can result in reduced noise amplification in the JFET.Type: GrantFiled: October 7, 2009Date of Patent: November 15, 2011Assignee: Moxtek, Inc.Inventors: Derek Hullinger, Keith Decker
-
Patent number: 8053801Abstract: A photodetector including a photodiode formed in a semiconductor substrate and a waveguide element formed of a block of a high-index material extending above the photodiode in a thick layer of a dielectric superposed to the substrate, the thick layer being at least as a majority formed of silicon oxide and the block being formed of a polymer of the general formula R1R2R3SiOSiR1R2R3 where R1, R2, and R3 are any carbonaceous or metal substituents and where one of R1, R2, or R3 is a carbonaceous substituent having at least four carbon atoms and/or at least one oxygen atom.Type: GrantFiled: February 12, 2010Date of Patent: November 8, 2011Assignee: STMicroelectronics SAInventors: Cyril Fellous, Nicolas Hotellier, Christophe Aumont, Francois Roy
-
Patent number: 8053855Abstract: A CMOS image sensor for improving light sensitivity and peripheral brightness ratio, and a method for fabricating the same. The CMOS image sensor includes a substrate on which a light sensor and device isolating insulation films are formed, in which the top of the substrate is coated with a plurality of metal layers and oxide films; a plurality of reflective layers formed inside the metal layers, each being spaced apart; a color filter embedded in a groove formed by etching the oxide films inside the reflective layers by a predetermined thickness; a plurality of protrusions formed on both sides of the top of the color filter, each arranged at a predetermined distance from one another; a flat layer formed on the top of the protrusions and the oxide films; and a micro-lens formed on the top of the flat layer. The reflective layer disposed at the top of the photodiode is made of a material having a high reflectance and low absorptivity.Type: GrantFiled: May 16, 2005Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-ho Nam, Jin-hwan Kim, Gee-young Sung
-
Patent number: 8049291Abstract: A sensor includes a substrate provided with a circuit element forming region and a photodiode forming region, the substrate having a silicon substrate, an insulating layer on the silicon substrate, and a silicon layer on the insulating layer; a photodiode in the silicon layer; a circuit element in the silicon layer; a first interlayer insulating film formed over the silicon layer; a first light-shielding film on the first interlayer film and having an opening in the photodiode forming region; and a first inter-region light-shielding plug arranged between the two regions, for connecting the silicon substrate and the first light-shielding film.Type: GrantFiled: March 14, 2008Date of Patent: November 1, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Masao Okihara
-
Patent number: 8049231Abstract: Emissive quantum photonic imagers comprised of a spatial array of digitally addressable multicolor pixels. Each pixel is a vertical stack of multiple semiconductor laser diodes, each of which can generate laser light of a different color. Within each multicolor pixel, the light generated from the stack of diodes is emitted perpendicular to the plane of the imager device via a plurality of vertical waveguides that are coupled to the optical confinement regions of each of the multiple laser diodes comprising the imager device. Each of the laser diodes comprising a single pixel is individually addressable, enabling each pixel to simultaneously emit any combination of the colors associated with the laser diodes at any required on/off duty cycle for each color. Each individual multicolor pixel can simultaneously emit the required colors and brightness values by controlling the on/off duty cycles of their respective laser diodes.Type: GrantFiled: March 19, 2010Date of Patent: November 1, 2011Assignee: Ostendo Technologies, Inc.Inventors: Hussein S. El-Ghoroury, Robert G. W. Brown, Dale A. McNeill, Huibert DenBoer, Andrew J. Lanzone
-
Patent number: 8018062Abstract: A semiconductor product includes a portion made of copper, a portion made of a dielectric and a self-aligned barrier between the copper portion and the dielectric portion. The self-aligned barrier includes a first copper silicide layer comprising predominantly first copper silicide molecules, and a second copper silicide layer comprising predominantly second copper silicide molecules. The proportion of the number of silicon atoms is higher in the second silicide molecules than in the first silicide molecules. The second copper silicide layer is positioned between the copper portion and the first copper silicide layer. A nitride layer may overlie at least part of the first copper silicide layer.Type: GrantFiled: January 28, 2010Date of Patent: September 13, 2011Assignee: STMicroelectronics S.A.Inventors: Pierre Caubet, Nicolas Casanova
-
Patent number: 8017980Abstract: An illumination apparatus includes a plurality of light emitting diode devices mounted therein and the light emitting diode device includes a substrate, a light emission area having a light emitting layer and a clad layer formed by growing crystal on the substrate, a negative polarity and a positive polarity. The light emission area has 6 or more opposite corners, which are disposed symmetrically to the middle of the light emitting diode device.Type: GrantFiled: November 16, 2007Date of Patent: September 13, 2011Assignee: Hitachi, Ltd.Inventors: Toshiaki Tanaka, Hiroki Kaneko
-
Patent number: 8008660Abstract: A display apparatus includes a substrate; a display area including a plurality of pixels provided on the substrate; a switching element provided for each of the pixels, the switching element including a first semiconductor layer formed of a first organic semiconductor; and a humidity sensor provided on the substrate and outside the display area. The humidity sensor includes, as a humidity sensitive layer, a second semiconductor layer formed of a second organic semiconductor having a correlation in terms of electric characteristics with the first organic semiconductor.Type: GrantFiled: December 15, 2008Date of Patent: August 30, 2011Assignee: Seiko Epson CorporationInventors: Kiyoshi Nakamura, Soichi Moriya
-
Patent number: 8003971Abstract: An integrated circuit includes a first electrode, a second electrode, and a damascene structured memory element coupled to the first electrode and the second electrode. The memory element has a height and a width. The height is greater than or equal to the width. The memory element includes resistance changing material doped with dielectric material.Type: GrantFiled: March 19, 2008Date of Patent: August 23, 2011Assignee: Qimonda AGInventors: Thomas Happ, Jan Boris Philipp
-
Patent number: 7968890Abstract: By providing appropriate TFT structures arranged in various circuits of the semiconductor device in response to the functions required by the circuits, it is made possible to improve the operating performances and the reliability of a semiconductor device, reduce power consumption as well as realizing reduced manufacturing cost and increase in yield by lessening the number of processing steps. An LDD region of a TFT is formed to have a concentration gradient of an impurity element for controlling conductivity which becomes higher as the distance from a drain region decreases. In order to form such an LDD region having a concentration gradient of an impurity element, the present invention uses a method in which a gate electrode having a taper portion is provided to thereby dope an ionized impurity element for controlling conductivity accelerated in the electric field so that it penetrates through the gate electrode and a gate insulating film into a semiconductor layer.Type: GrantFiled: January 22, 2008Date of Patent: June 28, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideomi Suzawa, Koji Ono, Yasuyuki Arai
-
Patent number: 7964892Abstract: A light emitting device, comprises: a first semiconductor light emitting element; a second semiconductor light emitting element; a first metal member mounting on its top face the first semiconductor light emitting element; a second metal member mounting on its top face the second semiconductor light emitting element; and a resin package having on its top face a window through which light is taken off from the first semiconductor light emitting element and the second semiconductor light emitting element, wherein the second metal member is thinner around its peripheral edge than in its middle, and the rear face of the first metal member is facing the top face of the peripheral edge.Type: GrantFiled: November 28, 2007Date of Patent: June 21, 2011Assignee: Nichia CorporationInventor: Naofumi Sumitani
-
Patent number: 7960730Abstract: Provided is a method of fabricating a semiconductive oxide thin-film transistor (TFT) substrate. The method includes forming gate wiring on an insulation substrate; and forming a structure in which a semiconductive oxide film pattern and data wiring are stacked on the gate wiring, wherein the semiconductive oxide film pattern is selectively patterned to have channel regions of first thickness and source/drain regions of greater second thickness and where image data is coupled to the source regions by data wiring formed on the source regions. According to a 4-mask embodiment, the data wiring and semiconductive oxide film pattern are defined by a shared etch mask.Type: GrantFiled: May 5, 2010Date of Patent: June 14, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Je-hun Lee, Dong-ju Yang, Tae-hyung Ihn, Do-hyun Kim, Sun-young Hong, Seung-jae Jung, Chang-oh Jeong, Eun-guk Lee
-
Patent number: 7960762Abstract: It is an object to provide a CCD solid-state image sensor, in which an area of a read channel is reduced and a rate of a surface area of a light receiving portion (photodiode) to an area of one pixel is increased.Type: GrantFiled: July 24, 2009Date of Patent: June 14, 2011Assignee: Unisantis Electronics (Japan) Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 7955585Abstract: Separation of carbon nanotubes or fullerenes according to diameter through non-covalent pi-pi interaction with molecular clips is provided. Molecular clips are prepared by Diels-Alder reaction of polyacenes with a variety of dienophiles. The pi-pi complexes of carbon nanotubes with molecular clips are also used for selective placement of carbon nanotubes and fullerenes on substrates.Type: GrantFiled: May 14, 2010Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Cherie R. Kagan, Rudolf Tromp
-
Publication number: 20110122108Abstract: It is an object to perform imaging a high-resolution image in a display device including a photosensor regardless of the intensity of incident light on the photosensor. A display device including a display panel which is provided a photosensor and having a function of imaging by a change of the sensitivity of the photosensor in accordance with the incident light is provided. The sensitivity of the photosensor is improved when the intensity of the incident light is low, so that the imaging accuracy is improved; therefore, misperception of contact is prevented and an obtained image can be clear.Type: ApplicationFiled: November 19, 2010Publication date: May 26, 2011Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Munehiro Kozuma, Yoshiyuki Kurokawa, Takayuki Ikeda
-
Patent number: 7943962Abstract: A solid-state image pickup device includes an element isolation insulating film electrically isolating pixels on the surface of a well region; a first isolation diffusion layer electrically isolating the pixels under the element isolation insulating film; and a second isolation diffusion layer electrically isolating the pixels under the first isolation diffusion layer, wherein a charge accumulation region is disposed in the well region surrounded by the first and second isolation diffusion layers, the inner peripheral part of the first isolation diffusion layer forms a projecting region, an impurity having a conductivity type of the first isolation diffusion layer and an impurity having a conductivity type of the charge accumulation region are mixed in the projecting region, and a part of the charge accumulation region between the charge accumulation region and the second isolation diffusion layer is abutted or close to the second isolation diffusion layer under the projecting region.Type: GrantFiled: December 2, 2009Date of Patent: May 17, 2011Assignee: Sony CorporationInventors: Keiji Tatani, Hideshi Abe, Masanori Ohashi, Atsushi Masagaki, Atsuhiko Yamamoto, Masakazu Furukawa
-
Patent number: 7943932Abstract: A flexible display substrate includes: a thin film transistor on the flexible substrate, the thin film transistor including a gate electrode, a gate insulating layer insulating the gate electrode, a channel layer on the gate insulating layer, a source electrode connected with the channel layer, and a drain electrode connected with the channel layer; a first stress absorbing layer below the thin film transistor; a first protection layer on the first stress absorbing layer; a second stress absorbing layer on the thin film transistor; a second protection layer on the second stress absorbing layer; and a pixel electrode on the second protection layer, the pixel electrode being connected with the drain electrode.Type: GrantFiled: November 2, 2007Date of Patent: May 17, 2011Assignee: LG Display Co., Ltd.Inventors: Yong In Park, Seung Han Paek, Sang Soo Kim
-
Patent number: 7939875Abstract: A method of fabricating a pixel structure of a thin film transistor liquid crystal display is provided. A transparent conductive layer and a first metallic layer are sequentially formed over a substrate. The first metallic layer and the transparent conductive layer are patterned to form a gate pattern and a pixel electrode pattern. A gate insulating layer and a semiconductor layer are sequentially formed over the substrate. A patterning process is performed to remove the first metallic layer in the pixel electrode pattern while remaining the gate insulating layer and the semiconductor layer over the gate pattern. A second metallic layer is formed over the substrate. The second metallic layer is patterned to form a source/drain pattern over the semiconductor layer. A passivation layer is formed over the substrate and then the passivation layer is patterned to expose the transparent conductive layer in the pixel electrode pattern.Type: GrantFiled: July 16, 2009Date of Patent: May 10, 2011Assignee: Au Optronics Corp.Inventors: Mao-Tsun Huang, Tzufong Huang
-
Patent number: 7935967Abstract: The present invention provides a structure of a semiconductor device that realizes low power consumption even where increased in screen size, and a method for manufacturing the same. The invention forms an insulating layer, forms a buried interconnection (of Cu, Au, Ag, Ni, Cr, Pd, Rh, Sn, Pb or an alloy thereof) in the insulating layer. Furthermore, after planarizing the surface of the insulating layer, a metal protection film (Ti, TiN, Ta, TaN or the like) is formed in an exposed part. By using the buried interconnection in part of various lines (gate line, source line, power supply line, common line and the like) for a light-emitting device or liquid crystal display device, line resistance is decreased.Type: GrantFiled: April 25, 2006Date of Patent: May 3, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toru Takayama, Shunpei Yamazaki
-
Patent number: 7928439Abstract: A thin film transistor (TFT) may include a substrate, a gate electrode on the substrate, a gate insulating layer on the gate electrode, and a semiconductor layer on the gate insulating layer. The semiconductor layer may include a top surface, a channel area aligned in a vertical direction with the gate electrode, a plurality of doped areas proximate to the channel area, and a plurality of non-doped areas. Source and drain electrodes may be on the top surface of the semiconductor layer aligned above respective ones of the plurality of non-doped areas of the semiconductor layer. A planarization layer may be on the gate insulating layer, the source and drain electrodes and the semiconductor layer channel area, and may include a plurality of openings respectively exposing the plurality of doped areas of the semiconductor layer and a portion of the source electrode and the drain electrode.Type: GrantFiled: May 5, 2008Date of Patent: April 19, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Hee-Chul Jeon, Chul-Kyu Kang, Woo-Sik Jun, Jong-Hyun Choi
-
Publication number: 20110079824Abstract: A 4-Terminal JFET includes a substrate having a first conduction type and an upper layer having a second, opposite, conduction type over the substrate. A gate and a source are embedded in the upper layer. A gate pad is electrically connected to the gate. A region, which has a first conduction type, is formed in the upper layer and separates the upper layer into two sections. This region reduces the overall capacitance between the gate pad and the source. Reduced overall gate to source capacitance can result in reduced noise amplification in the JFET.Type: ApplicationFiled: October 7, 2009Publication date: April 7, 2011Inventors: Derek Hullinger, Keith Decker
-
Patent number: 7897455Abstract: A semiconductor device manufacturing method includes forming a first insulating film on a semiconductor substrate containing silicon, the first insulating film having a first dielectric constant and constituting a part of a tunnel insulating film, forming a floating gate electrode film on the first insulating film, the floating gate electrode film being formed of a semiconductor film containing silicon, patterning the floating gate electrode film, the first insulating film, and the semiconductor substrate to form a first structure having a first side surface, exposing the first structure to an atmosphere containing an oxidizing agent, oxidizing that part of the floating gate electrode film which corresponds to a boundary between the first insulating film and the floating gate electrode film using the oxidizing agent, to form a second insulating film having a second dielectric constant smaller than the first dielectric constant and constituting a part of the tunnel insulating film.Type: GrantFiled: September 22, 2006Date of Patent: March 1, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Isao Kamioka
-
Patent number: 7898000Abstract: A solid-state image pickup device includes an element isolation insulating film electrically isolating pixels on the surface of a well region; a first isolation diffusion layer electrically isolating the pixels under the element isolation insulating film; and a second isolation diffusion layer electrically isolating the pixels under the first isolation diffusion layer, wherein a charge accumulation region is disposed in the well region surrounded by the first and second isolation diffusion layers, the inner peripheral part of the first isolation diffusion layer forms a projecting region, an impurity having a conductivity type of the first isolation diffusion layer and an impurity having a conductivity type of the charge accumulation region are mixed in the projecting region, and a part of the charge accumulation region between the charge accumulation region and the second isolation diffusion layer is abutted or close to the second isolation diffusion layer under the projecting region.Type: GrantFiled: March 31, 2008Date of Patent: March 1, 2011Assignee: Sony CorporationInventors: Keiji Tatani, Hideshi Abe, Masanori Ohashi, Atsushi Masagaki, Atsuhiko Yamamoto, Masakazu Furukawa
-
Patent number: 7898065Abstract: Disclosed are embodiments of a wafer that incorporates fill structures with varying configurations to provide uniform reflectance. Uniform reflectance is achieved by distributing across the wafer fill structures having different semiconductor materials such that approximately the same ratio and density between the different semiconductor materials is achieved within each region and, optimally, each sub-region. Alternatively, it is achieved by distributing across the wafer fill structures, including one or more hybrid fill structure containing varying proportions of different semiconductor materials, such that approximately the same ratio between the different semiconductor materials is achieved within each region and, optimally, each sub-region.Type: GrantFiled: December 10, 2009Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7888151Abstract: An array substrate for an LCD device includes a first TFT including a first semiconductor layer, a first gate electrode, wherein the first gate electrode is directly over the first semiconductor layer; a first protrusion extending from the first gate electrode along an edge of the first semiconductor layer; a second TFT including a second semiconductor layer, a second gate electrode, wherein the second gate electrode is directly over the second semiconductor layer; a second protrusion extending from the second gate electrode along an edge of the second semiconductor layer; a third TFT connected to crossed data and gate lines including a third semiconductor layer, a third gate electrode, wherein the third gate electrode is directly over the third semiconductor layer; a third protrusion extending from the third gate electrode along an edge of the third semiconductor layer; and a pixel electrode.Type: GrantFiled: December 23, 2008Date of Patent: February 15, 2011Assignee: LG Display Co., Ltd.Inventors: Su Hyuk Kang, Dai Yun Lee, Yong In Park, Young Joo Kim
-
Patent number: 7883916Abstract: A complementary metal-oxide-semiconductor (CMOS) image sensor comprises a first photosensitive diode comprising a first semiconductor material is formed in a first semiconductor substrate. A second photosensitive diode comprising a second semiconductor material, which has a different light detection wavelength range than the first semiconductor material, is formed in a second semiconductor substrate. Semiconductor devices for holding and detecting charges comprising a sensing circuit of the CMOS image sensor may also be formed in the second semiconductor substrate. The first semiconductor substrate and the second semiconductor substrate are bonded so that the first photosensitive diode is located underneath the second photosensitive diode. The vertical stack of the first and second photosensitive diodes detects light in the combined detection wavelength range of the first and second semiconductor materials. Sensing devices may be shared between the first and second photosensitive diodes.Type: GrantFiled: May 30, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Daniel N. Maynard, Kevin N. Ogg, Richard J. Rassel, Raymond J. Rosner
-
Patent number: 7884391Abstract: Embodiments relate to an image sensor. According to embodiments, an image sensor may include a metal interconnection, readout circuitry, a first substrate, a metal layer, and an image sensing device. The metal interconnection and the readout circuitry may be formed on and/or over the first substrate. The image sensing device may include a first conduction type conduction layer and a second conduction type conduction layer and may be electrically connected to the metal layer. According to embodiments, an electric field may not be generated on and/or over an Si surface. This may contribute to a reduction in a dark current of a 3D integrated CMOS image sensor.Type: GrantFiled: December 28, 2008Date of Patent: February 8, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Joon Hwang
-
Patent number: 7884010Abstract: A wiring structure has a silicon layer, a backing layer provided on the silicon layer, the backing layer comprising a copper alloy containing a manganese, and a copper layer provided on the backing layer, and a diffusion barrier layer having an electrical conductivity, the diffusion barrier layer being provided at a region including an interface between the silicon layer and the backing layer, in which a manganese in the diffusion barrier layer is enriched compared with the backing layer.Type: GrantFiled: February 2, 2009Date of Patent: February 8, 2011Assignee: Hitachi Cable, Ltd.Inventors: Noriyuki Tatsumi, Tatsuya Tonogi
-
Patent number: 7880196Abstract: Embodiments relate to an image sensor and a method of forming an image sensor. According to embodiments, an image sensor may include a first substrate and a photodiode. A circuitry including a metal interconnection may be formed on and/or over the first substrate. The photodiode may be formed over a first substrate, and may contact the metal interconnection. The circuitry of the first substrate may include a first transistor, a second transistor, an electrical junction region, and a first conduction type region. The first and second transistors may be formed over the first substrate. According to embodiments, an electrical junction region may be formed between the first transistor and the second transistor. The first conduction type region may be formed at one side of the second transistor, and may be connected to the metal interconnection.Type: GrantFiled: December 28, 2008Date of Patent: February 1, 2011Assignee: Dongbu HiTek Co., Ltd.Inventors: Hee-Sung Shim, Seoung-Hyun Kim, Joon Hwang, Kwang-Soo Kim, Jin-Su Han
-
Patent number: 7880169Abstract: A display apparatus includes a gate electrode, a first insulating layer pattern formed over the gate electrode, a second insulating layer pattern formed over the first insulating layer pattern, exposing a portion of the first insulating layer, a semiconductor film pattern formed over the second insulating layer pattern and over the first insulating layer pattern, an impurity-doped semiconductor film pattern formed on the semiconductor film pattern, wherein the impurity-doped semiconductor film pattern contacts the top surface of the semiconductor film pattern and exposes a portion of the semiconductor film pattern formed over the gate electrode, a source electrode and a drain electrode each formed over a portion of the impurity doped semiconductor film pattern, a protection film pattern formed over the source electrode and the drain electrode in a TFT area, the protection film pattern having a contact hole over the drain electrode, a pixel electrode pattern formed on the protection film pattern and_electricalType: GrantFiled: January 5, 2009Date of Patent: February 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Myung-Koo Hur
-
Patent number: 7875949Abstract: An image sensor device is disclosed. The image sensor device comprises a substrate having a pixel region and at least one integrated circuit in the substrate of the pixel region. A photodiode is disposed on the substrate of the pixel region, comprising a lower electrode, a transparent upper electrode and a photoelectric conversion layer. The lower electrode is disposed on the substrate and is electrically connected to the integrated circuit. The photoelectric conversion layer is disposed on the lower electrode and has a submicron structure therein. The transparent upper electrode is disposed on the photoelectric conversion layer.Type: GrantFiled: February 28, 2008Date of Patent: January 25, 2011Assignee: VisEra Technologies Company LimitedInventor: Hsiao-Wen Lee
-
Patent number: 7858983Abstract: An electrochromic display is disclosed which comprises an array-side substrate (10) wherein a TFT (14) and a pixel electrode (15) connected with the TFT (14) are formed, a color filter-side substrate (50) wherein a counter electrode (53) is formed, and an electrolyte layer (80) injected between the array-side substrate (10) and the color filter-side substrate (50). In this electrochromic display, the TFT (14) is formed to have an area not less than 30% of the area of the pixel, thereby supplying a larger current. Consequently, oxidation-reduction reaction in the electrochromic phenomenon proceeds at a higher rate, thereby enabling a high-speed response.Type: GrantFiled: January 31, 2006Date of Patent: December 28, 2010Inventors: Satoshi Morita, Takao Yamauchi, Yutaka Sano
-
Patent number: 7851867Abstract: An integrated circuit includes: a semiconductor substrate that has a well region containing a first conductivity type impurity; and an enhancement type MOS transistor and a plurality of depletion type MOS transistors, each of which is formed in the well region and has a channel region under a gate electrode. At least one of the depletion type MOS transistors has, in the channel region, an implantation region into which a second conductivity type impurity is implanted so that a threshold voltage is adjusted. The implantation region has the first conductivity type impurity and the second conductivity type impurity. Further, the second conductivity type impurity has a concentration that is higher than a concentration of the first conductivity type impurity.Type: GrantFiled: November 21, 2006Date of Patent: December 14, 2010Assignee: Panasonic CorporationInventors: Chinatsu Seto, Mikiya Uchida, Kenichi Mimuro, Emi Kanazaki
-
Patent number: 7851783Abstract: A method of fabricating a nanotube field-effect transistor having unipolar characteristics and a small inverse sub-threshold slope includes forming a local gate electrode beneath the nanotube between drain and source electrodes of the transistor and doping portions of the nanotube. In a further embodiment, the method includes forming at least one trench in the gate dielectric (e.g., a back gate dielectric) and back gate adjacent to the local gate electrode. Another aspect of the invention is a nanotube field-effect transistor fabricated using such a method.Type: GrantFiled: June 30, 2008Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Joerg Appenzeller, Phaedon Avouris, Yu-Ming Lin
-
Patent number: 7842950Abstract: A display device including a first substrate, a first subpixel electrode, a second subpixel electrode corresponding to the first substrate, a second substrate and a common electrode formed on the second substrate is provided. The first subpixel electrode and the second subpixel electrode are formed on the first substrate. The second subpixel electrode is spaced apart from the first subpixel electrode. The common electrode has a first cutout and a second cutout. The first cutout is disposed over the first subpixel electrode and the second cutout is disposed over the second subpixel electrode. At least a portion of the first cutout has a first width and at least a portion of the second cutout has a second width different from the first width. The first width is larger than the second width in one embodiment. This structure enhances the aperture ratio and the brightness of the display device. Failures such as a residual image, stain or fingerprint may be reduced and the picture quality is improved.Type: GrantFiled: May 2, 2005Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jang-Kun Song
-
Patent number: 7834382Abstract: A nitride read-only memory cell and a method of manufacturing the same are provided. First, a substrate is provided, and a first oxide layer is formed on the substrate. Next, a nitride layer is deposited on the first oxide layer via a first gas and a second gas. The flow ratio of the first gas to the second gas is 2:1. After that, a second oxide layer is formed on the nitride layer. Then, a bit-line region is formed at the substrate. Afterward, a gate is formed on the second oxide layer. The first oxide layer, nitride layer, the second oxide layer and the gate compose a stack structure of the cell. Further, a spacer is formed on the side-wall of the stack structure.Type: GrantFiled: January 5, 2007Date of Patent: November 16, 2010Assignee: Macronix International Co., Ltd.Inventor: Chi-Pin Lu
-
Patent number: 7829921Abstract: An imager device that has mitigated dark current leakage and punch-through protection. The transistor associated with the photoconversion device is formed with a single (i.e. one-sided) active area extension region on one side of the transistor gate opposite the photoconversion device, while other transistors can have normal symmetrical (i.e, two-sided) active area extension regions (e.g., lightly doped drains) with resulting high performance and short gate lengths. The asymmetrical active area extension region of the transistor associated with the photodiode can serve to reduce dark current at the photoconversion device. The punch-through problem normally cured by a lightly doped drain is fixed at the transistor associated with the photoconversion device by adding a Vt adjustment implant and/or increasing its gate length.Type: GrantFiled: June 26, 2008Date of Patent: November 9, 2010Assignee: Aptina Imaging CorporationInventor: Howard E. Rhodes
-
Patent number: 7825519Abstract: A multilayered integrated optical and circuit device. The device has a first substrate comprising at least one integrated circuit chip thereon, which has a cell region and a peripheral region. Preferably, the peripheral region has a bonding pad region, which has one or more bonding pads and an antistiction region surrounding each of the one or more bonding pads. The device has a second substrate with at least one or more deflection devices thereon coupled to the first substrate. At least one or more bonding pads are exposed on the first substrate. The device has a transparent member overlying the second substrate while forming a cavity region to allow the one or more deflection devices to move within a portion of the cavity region to form a sandwich structure including at least a portion of the first substrate, a portion of the second substrate, and a portion of the transparent member.Type: GrantFiled: February 12, 2008Date of Patent: November 2, 2010Assignee: Miradia Inc.Inventors: Xiao Yang, Dongmin Chen, Philip Chen
-
Patent number: 7816710Abstract: A package is made of a transparent substrate having an interferometric modulator and a back plate. A non-hermetic seal joins the back plate to the substrate to form a package, and a desiccant resides inside the package. A method of packaging an interferometric modulator includes providing a transparent substrate and manufacturing an interferometric modulator array on a backside of the substrate. A back plate includes a curved portion relative to the substrate. The curved portion is substantially throughout the back plate. The back plate is sealed to the backside of the substrate with a back seal in ambient conditions, thereby forming a package.Type: GrantFiled: January 24, 2008Date of Patent: October 19, 2010Assignee: QUALCOMM MEMS Technologies, Inc.Inventors: Lauren Palmateer, Brian J. Gally, William J. Cummings, Manish Kothari, Clarence Chui