Plural Additional Contacted Control Electrodes Patents (Class 257/319)
-
Publication number: 20120213009Abstract: A nonvolatile memory device includes a channel vertically extending from a substrate, a plurality of memory cells stacked along the channel; a source region connected to a first end portion of the channel, and a bit line connected to a second end portion of the channel, wherein the first end portion of the channel that adjoins the source region is formed as an undoped semiconductor layer or a semiconductor layer doped with P-type impurities.Type: ApplicationFiled: February 16, 2012Publication date: August 23, 2012Inventors: Seiichi ARITOME, Hyun-Seung YOO, Sung-Jin WHANG
-
Publication number: 20120211819Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: May 2, 2012Publication date: August 23, 2012Applicant: SanDisk Technologies, Inc.Inventor: Johann Alsmeier
-
Patent number: 8247862Abstract: A method is provided for enhancing charge storage in an E2PROM cell structure that includes a read transistor having spaced apart source an drain diffusion regions formed in a semiconductor substrate to define a substrate channel region therebetween, a conductive charge storage element formed over the substrate channel region and separated therefrom by gate dielectric material, a conductive control gate that is separated from the charge storage element by intervening dielectric material, and a conductive heating element disposed in proximity to the charge storage element. The method comprises performing a programming operation that causes charge to be placed on the charge storage element and, during the programming operation, heating the heating element to a temperature such that heat is provided to the charge storage element.Type: GrantFiled: March 2, 2010Date of Patent: August 21, 2012Assignee: National Semiconductor CorporationInventors: Jeff A Babcock, Yuri Mirgorodski, Natalia Lavrovskaya, Saurabh Desai
-
Publication number: 20120206969Abstract: A memory array used in the field of semiconductor technology includes a plurality of memory cells, bit lines, word lines perpendicular to the bit lines, and first/second control lines. The memory array uses split-gate memory cells, wherein two memory bit cells of a memory cell share one word line, thereby the read, program and erase of the memory cell can be realized by applying different voltages to the word line, two control gates and source/drain regions; the word line sharing structure enables a split-gate flash memory to effectively reduce the chip area and avoid over-erase problems while maintaining electrical isolation performance of the chip unchanged and not increasing the complexity of the process.Type: ApplicationFiled: October 5, 2011Publication date: August 16, 2012Applicant: GRACE SEMICONDUCTOR MANUFACTURING CORPORATIONInventors: Jing Gu, Bo Zhang, Weiran Kong, Jian Hu
-
Patent number: 8237213Abstract: Memory arrays and methods of their formation are disclosed. One such memory array has memory-cell strings are formed adjacent to separated substantially vertical, adjacent semiconductor structures, where the separated semiconductor structures couple the memory cells of the respective strings in series. For some embodiments, two dielectric pillars may be formed from a dielectric formed in a single opening, where each of the dielectric pillars has a pair of memory-cell strings adjacent thereto and where at least one memory cell of one of the strings on one of the pillars and at least one memory cell of one of the strings on the other pillar are commonly coupled to an access line.Type: GrantFiled: July 15, 2010Date of Patent: August 7, 2012Assignee: Micron Technology, Inc.Inventor: Zengtao Liu
-
Patent number: 8237211Abstract: A non-volatile semiconductor storage device has a memory string including a plurality of electrically rewritable memory cells connected in series. The non-volatile semiconductor storage device also has a protruding layer formed to protrude upward with respect to a substrate. The memory string includes: a plurality of first conductive layers laminated on the substrate; a first semiconductor layer formed to penetrate the plurality of first conductive layers; and an electric charge storage layer formed between the first conductive layers and the first semiconductor layer, and configured to be able to store electric charges. Each of the plurality of first conductive layers includes: a bottom portion extending in parallel to the substrate; and a side portion extending upward with respect to the substrate along the protruding layer at the bottom portion. The protruding layer has a width in a first direction parallel to the substrate that is less than or equal to its length in a lamination direction.Type: GrantFiled: September 9, 2009Date of Patent: August 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kito, Hiroyasu Tanaka, Masaru Kidoh, Yosuke Komori, Megumi Ishiduki, Akihiro Nitayama, Hideaki Aochi, Hitoshi Ito, Yasuyuki Matsuoka
-
Patent number: 8232605Abstract: The present invention relates to a method for gate leakage reduction and Vt shift control, in which a first ion implantation is performed on PMOS region and NMOS region of a substrate to implant fluorine ions, carbon ions, or both in the gate dielectric or the semiconductor substrate, and a second ion implantation is performed only on the NMOS region of the substrate to implant fluorine ions, carbon ions, or both in the gate dielectric or the semiconductor substrate in the NMOS region, with the PMOS region being covered by a mask layer. Thus, the doping concentrations obtained by the PMOS region and the NMOS region are different to compensate the side effect caused by the different equivalent oxide thickness and to avoid the Vt shift.Type: GrantFiled: December 17, 2008Date of Patent: July 31, 2012Assignee: United Microelectronics Corp.Inventors: Chien-Liang Lin, Yu-Ren Wang, Wu-Chun Kao, Ying-Hsuan Li, Ying-Wei Yen, Shu-Yen Chan
-
Publication number: 20120187468Abstract: Methods for fabricating control gates in non-volatile storage are disclosed. When forming stacks for floating gate memory cells and transistor control gates, a sacrificial material may be formed at the top of the stacks. After insulation is formed between the stacks, the sacrificial material may be removed to reveal openings. In some embodiments, cutouts are then formed in regions in which control gates of transistors are to be formed. Metal is then formed in the openings, which may include the cutout regions. Therefore, floating gate memory cells having at least partially metal control gates and transistors having at least partially metal control gates may be formed in the same process. A barrier layer may be formed prior to depositing the metal in order to prevent silicidation of polysilicon in the control gates.Type: ApplicationFiled: April 4, 2012Publication date: July 26, 2012Inventors: Jarrett Jun Liang, Vinod Robert Purayath, Takashi Whitney Orimoto
-
Patent number: 8227850Abstract: A method for fabricating a gated semiconductor device, and the device resulting from performing the method. In a preferred embodiment, the method includes forming a hard mask for use in gate formation on one or more layers of alternately insulating and conducting material that have been formed on a substrate. The hard mask preferably includes three layers; a lower nitride layer, a middle oxide, and an upper nitride layer. In this embodiment, the middle oxide layer is formed with the rest of the hard mask, and then reduced in a lateral dimension, preferably using a DHF dip. A dielectric layer formed over the gate structure, including the hard mask, then etched back, self-aligns to be reduced-dimension oxide layer. In addition, where two conducting, that is gate layers are present, the lower layer is laterally reduced in dimension on at least one side to create an undercut.Type: GrantFiled: March 12, 2010Date of Patent: July 24, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Chang Liu, Ming-Hui Shen, Chi-Hsin Lo, Chia-Shiung Tsai, Yi-Shin Chu
-
Patent number: 8223546Abstract: According to one embodiment, a multi-dot flash memory includes an active area, a floating gate arranged on the active area via a gate insulating film and having a first side and a second side facing each other in a first direction, a word line arranged on the floating gate via an inter-electrode insulating film, a first bit line arranged on the first side of the floating gate via a first tunnel insulating film and extending in a second direction intersecting the first direction, and a second bit line arranged on the second side of the floating gate via a second tunnel insulating film and extending in the second direction. The active area has a width in the first direction narrower than that between a center of the first bit line and a center of the second bit line.Type: GrantFiled: August 27, 2010Date of Patent: July 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Makoto Mizukami
-
Publication number: 20120153376Abstract: A NAND device including a source, a drain and a channel located between the source and drain. The NAND device also includes a plurality of floating gates located over the channel and a plurality of electrically conducting fins. Each of the plurality of electrically conducting fins is located over one of the plurality of floating gates. The plurality of electrically conducting fins include a material other than polysilicon. The NAND device also includes a plurality of control gates. Each of the plurality of control gates is located adjacent to each of the plurality of floating gates and each of the plurality of electrically conducting fins.Type: ApplicationFiled: December 21, 2010Publication date: June 21, 2012Applicant: SanDisk CorporationInventors: Johann Alsmeier, Vinod Purayath, James Kai, George Matamis
-
Patent number: 8198672Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: GrantFiled: June 30, 2010Date of Patent: June 12, 2012Assignee: SanDisk Technologies, Inc.Inventor: Johann Alsmeier
-
Publication number: 20120139026Abstract: According to one embodiment, a semiconductor memory device includes a plurality of channel regions, a first insulating film, a plurality of floating gates, a second insulating film, and a control gate. The plurality of channel regions extends in a first direction and has the same conductivity type. The first insulating film is provided on each of the channel regions. The plurality of floating gates is provided on the first insulating film and is divided into the first direction and a second direction crossing the first direction. The second insulating film is provided on each of the floating gates. The control gate is provided on the second insulating film and extends in the second direction. An inversion layer is formed on a surface of the channel region under a part between the floating gates adjacent in the first direction by a fringe electric field of the floating gate.Type: ApplicationFiled: September 15, 2011Publication date: June 7, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kiyohito NISHIHARA
-
Patent number: 8193068Abstract: To provide an SOI substrate with an SOI layer that can be put into practical use, even when a substrate with a low allowable temperature limit such as a glass substrate is used, and to provide a semiconductor substrate formed using such an SOI substrate. In order to bond a single-crystalline semiconductor substrate to a base substrate such as a glass substrate, a silicon oxide film formed by CVD with organic silane as a source material is used as a bonding layer, for example. Accordingly, an SOL substrate with a strong bond portion can be formed even when a substrate with an allowable temperature limit of less than or equal to 700° C. such as a glass substrate is used. A semiconductor layer separated from the single-crystalline semiconductor substrate is irradiated with a laser beam so that the surface of the semiconductor layer is planarized and the crystallinity thereof is recovered.Type: GrantFiled: February 2, 2011Date of Patent: June 5, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Eiji Higa, Yoji Nagano, Tatsuya Mizoi, Akihisa Shimomura
-
Patent number: 8193575Abstract: A flash memory structure having an enhanced capacitive coupling coefficient ratio (CCCR) may be fabricated in a self-aligned manner while using a semiconductor substrate that has an active region that is recessed within an aperture with respect to an isolation region that surrounds the active region. The flash memory structure includes a floating gate that does not rise above the isolation region, and that preferably consists of a single layer that has a U shape. The U shape facilitates the enhanced capacitive coupling coefficient ratio.Type: GrantFiled: February 7, 2008Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Louis C. Hsu, Xu Ouyang, Ping-Chuan Wang, Zhijian J. Yang
-
Patent number: 8188535Abstract: An object is to suppress reading error even in the case where writing and erasing are repeatedly performed. Further, another object is to reduce writing voltage and erasing voltage while increase in the area of a memory transistor is suppressed. A floating gate and a control gate are provided with an insulating film interposed therebetween over a first semiconductor layer for writing operation and erasing operation and a second semiconductor layer for reading operation which are provided over a substrate; injection and release of electrons to and from the floating gate are performed using the first semiconductor layer; and reading is performed using the second semiconductor layer.Type: GrantFiled: May 6, 2009Date of Patent: May 29, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yoshinobu Asami
-
Publication number: 20120126306Abstract: According to one embodiment, a memory cell includes a charge storage layer. A first air gap is provided between charge storage layers adjacent in a word line direction. A second air gap is provided between charge storage layers adjacent in a bit line direction.Type: ApplicationFiled: September 21, 2011Publication date: May 24, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Genki KAWAGUCHI, Fumitaka Arai, Satoshi Nagashima, Naoki Kai, Wataru Sakamoto, Hiroyuki Nitta
-
Publication number: 20120120728Abstract: A non-volatile memory device is provided, including a substrate formed of a single crystalline semiconductor, pillar-shaped semiconductor patterns extending perpendicular to the substrate, a plurality of gate electrodes and a plurality of interlayer dielectric layers alternately stacked perpendicular to the substrate, and a charge spread blocking layer formed between the plurality of gate electrodes and the plurality of interlayer dielectric layers.Type: ApplicationFiled: July 27, 2011Publication date: May 17, 2012Applicant: Samsung Electronics Co., LtdInventors: Su-Kyoung KIM, Gil-Heyun Choi, Jong-Myeong Lee, In-Sun Park, Ji-Soon Park
-
Patent number: 8178919Abstract: A nonvolatile semiconductor memory device, includes: a stacked structural unit including electrode films alternately stacked with inter-electrode insulating films; first and second semiconductor pillars piercing the stacked structural unit; a connection portion semiconductor layer electrically connect the first and second semiconductor pillars; a connection portion conductive layer provided to oppose the connection portion semiconductor layer; a memory layer and an inner insulating film provided between the first and semiconductor pillars and each of the electrode films, and between the connection portion conductive layer and the connection portion semiconductor layer; an outer insulating film provided between the memory layer and each of the electrode films; and a connection portion outer insulating film provided between the memory layer and the connection portion conductive layer. The connection portion outer insulating film has a film thickness thicker than a film thickness of the outer insulating film.Type: GrantFiled: March 19, 2010Date of Patent: May 15, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoko Fujiwara, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kidoh, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Junya Matsunami, Hideaki Aochi, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota
-
Patent number: 8178927Abstract: In an embodiment, an integrated circuit is provided. The integrated circuit may include an active area extending along a first direction corresponding to a current flow direction through the active area, a contact structure having an elongate structure. The contact structure may be electrically coupled with the active area. Furthermore, the contact structure may be arranged such that the length direction of the contact structure forms a non-zero angle with the first direction of the active area.Type: GrantFiled: May 14, 2008Date of Patent: May 15, 2012Assignee: Qimonda AGInventor: Lars Bach
-
Patent number: 8169016Abstract: A plurality of conductive layers are stacked in a first region and a second region. A semiconductor layer is surrounded by the conductive layers in the first region, includes a columnar portion extending in a perpendicular direction with respect to a substrate. A charge storage layer is formed between the conductive layers and a side surface of the columnar portion. The conductive layers includes first trenches, second trenches, and third trenches. The first trenches are arranged in the first region so as to have a first pitch in a first direction. The second trenches are arranged in the second region so as to have a second pitch in the first direction. The third trenches are arranged in the second region so as to have a third pitch in the first direction and so as to be sandwiched by the second trenches.Type: GrantFiled: September 2, 2010Date of Patent: May 1, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Kazuyuki Higashi
-
Patent number: 8164135Abstract: Nonvolatile flash memory systems and methods are disclosed having a semiconductor substrate of a first conductivity type, including non-diffused channel regions through which electron flow is induced by application of voltage to associated gate elements. A plurality of floating gates are spaced apart from one another and each insulated from the channel region. A plurality of control gates are spaced apart from one another and insulated from the channel region, with each control gate being located between a first floating gate and a second floating gate and capacitively coupled thereto to form a subcell. A plurality of spaced-apart assist gates are insulated from the channel region, with each assist gate being located between and insulated from adjacent subcells. The channel is formed of three regions, two beneath adjacent control gate elements as well as a third region between the first two and beneath an associated assist gate.Type: GrantFiled: May 4, 2010Date of Patent: April 24, 2012Assignee: Silicon Storage Technology, Inc.Inventors: Changyuan Chen, Ya-Fen Lin, Dana Lee
-
Patent number: 8138541Abstract: Some embodiments include memory cells that contain floating bodies and diodes. The diodes may be gated diodes having sections doped to a same conductivity type as the floating bodies, and such sections of the gated diodes may be electrically connected to the floating bodies. The floating bodies may be adjacent channel regions, and spaced from the channel regions by a dielectric structure. The dielectric structure of a memory cell may have a first portion between the floating body and the diode, and may have a second portion between the floating body and the channel region. The first portion may be more leaky to charge carriers than the second portion. The diodes may be formed in semiconductor material that is different from a semiconductor material that the channel regions are in. The floating bodies may have bulbous lower regions. Some embodiments include methods of making memory cells.Type: GrantFiled: July 2, 2009Date of Patent: March 20, 2012Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Patent number: 8120092Abstract: First gate electrodes of memory cell transistors are formed in series with each other on a semiconductor substrate. A second gate electrode of a first selection transistor is formed adjacent to one end of the first electrodes. A third gate electrode of a second selection transistor is formed adjacent to the second electrode. A fourth gate electrode of a peripheral transistor is formed on the substrate. First, second, and third sidewall films are formed on side surfaces of the second, third, and fourth gate electrodes, respectively. A film thickness of the third sidewall film is larger than that of the first and second sidewall films. A space between the first electrode and the second electrode is larger than a space between the first electrodes, and a space between the second electrode and the third electrode is larger than a space between the first electrode and the second electrode.Type: GrantFiled: September 23, 2009Date of Patent: February 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsuhiro Sato, Fumitaka Arai
-
Patent number: 8115246Abstract: A semiconductor device may include a semiconductor layer having a convex portion and a concave portion surrounding the convex portion. The semiconductor device may further include a protrusion type isolation layer filling the concave portion and extending upward so that an uppermost surface of the isolation layer is a at level higher that an uppermost surface of the convex portion.Type: GrantFiled: November 4, 2009Date of Patent: February 14, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-hyun Kim, Jai-kyun Park
-
Patent number: 8114738Abstract: A system and method are disclosed for increasing the reliability of a channel erase procedure in an electrically erasable programmable read only memory (EEPROM) memory cell. A memory cell of the present invention comprises a program gate, a control gate, and a floating gate that erase data using a channel erase procedure. An erase capacitor is coupled to the floating gate to provide a low voltage bias that decreases the voltage that is required to perform a Fowler-Nordheim erase process in the memory cell. The erase capacitor of the present invention is formed without adding a step in the manufacturing process of the memory cell. Memory cells of the present invention are low cost, high endurance, low voltage memory cells.Type: GrantFiled: June 18, 2010Date of Patent: February 14, 2012Assignee: National Semiconductor CorporationInventors: Jiankang Bu, David Courtney Parker
-
Patent number: 8115249Abstract: In a nonvolatile semiconductor memory device, a tunnel insulating layer, a charge storage layer and a charge block layer are formed on a silicon substrate in this order, and a plurality of control gate electrodes are provided above the charge block layer. Moreover, a cap layer made of silicon nitride is formed between the charge block layer and each of the control gate electrode, the cap layer being divided for each gate control electrode.Type: GrantFiled: September 21, 2009Date of Patent: February 14, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Isao Kamioka, Yoshio Ozawa, Katsuyuki Sekine
-
Publication number: 20120007166Abstract: The present application discloses a non-volatile memory device, comprising a semiconductor fin on an insulating layer; a channel region at a central portion of the semiconductor fin; source/drain regions on both sides of the semiconductor fin; a floating gate arranged at a first side of the semiconductor fin and extending in a direction further away from the semiconductor fin; and a first control gate arranged on top of the floating gate or covering top and sidewall portions of the floating gate. The non-volatile memory device reduces a short channel effect, has an increased memory density, and is cost effective.Type: ApplicationFiled: September 25, 2010Publication date: January 12, 2012Inventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Patent number: 8093649Abstract: A flash memory cell includes a substrate, a source, a drain, a first oxide, a second oxide, a floating gate and a control gate. The source and a drain are formed in the substrate separately, and are doped with N-type ions. The first oxide is formed on the substrate. The floating gate is formed on the first oxide, wherein the floating gate is doped with P-type ions. The second oxide formed on the floating gate. The control gate formed on the second oxide.Type: GrantFiled: March 23, 2009Date of Patent: January 10, 2012Assignee: National Tsing Hua UniversityInventors: Chrong-Jung Lin, Ya-Chin King
-
Publication number: 20120001249Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: SanDisk CorporationInventors: Johann Alsmeier, George Samachisa
-
Publication number: 20120001251Abstract: An EEPROM includes: a semiconductor layer of a first conductive type; and a first insulating film formed on the semiconductor layer. First through fifth impurity regions are formed in top layer portions of the semiconductor layer. On the first insulating film, a select gate, and first and second floating gates are respectively disposed opposite a region between the first impurity region and the second impurity region, a region between the second impurity region and the third impurity region, and a region between the third impurity region and the fourth impurity region. In the first insulating film, first and second tunnel windows are respectively formed at portions in contact with the first and second floating gates. A sixth impurity region of the second conductive type, which is connected to the second impurity region, is formed in the top layer portion of the semiconductor layer that opposes the second tunnel window.Type: ApplicationFiled: August 24, 2011Publication date: January 5, 2012Inventor: Yushi Sekiguchi
-
Publication number: 20120001250Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: SanDisk CorporationInventor: Johann Alsmeier
-
Publication number: 20110316068Abstract: A flash memory device wherein the floating gate of the flash memory is defined by a recessed access device. The use of a recessed access device results in a longer channel length with less loss of device density. The floating gate can also be elevated above the substrate a selected amount so as to achieve a desirable coupling between the substrate, the floating gate and the control gate comprising the flash cell.Type: ApplicationFiled: July 18, 2011Publication date: December 29, 2011Applicant: Micron Technology, Inc.Inventor: Todd Abbott
-
Patent number: 8076714Abstract: A memory cell transistor includes a high dielectric constant tunnel insulator, a metal floating gate, and a high dielectric constant inter-gate insulator comprising a metal oxide formed over a substrate. The tunnel insulator and inter-gate insulator have dielectric constants that are greater than silicon dioxide. Each memory cell has a plurality of doped source/drain regions in a substrate. A pair of transistors in a row are separated by an oxide isolation region comprising a low dielectric constant oxide material. A control gate is formed over the inter-gate insulator.Type: GrantFiled: August 11, 2009Date of Patent: December 13, 2011Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 8067795Abstract: A single-poly EEPROM memory device comprises source and drain regions in a semiconductor body, a floating gate overlying a portion of the source and drain regions, which defines a source-to-floating gate capacitance and a drain-to-floating gate capacitance, wherein the source-to-floating gate capacitance is substantially greater than the drain-to-floating gate capacitance. The source-to-floating gate capacitance is, for example, at least about three times greater than the drain-to-floating gate capacitance to enable the memory device to be electrically programmed or erased by applying a potential between a source electrode and a drain electrode without using a control gate.Type: GrantFiled: March 12, 2007Date of Patent: November 29, 2011Assignee: Texas Instruments IncorporatedInventors: Jozef Czeslaw Mitros, Xiaoju Wu
-
Publication number: 20110280076Abstract: A non-volatile memory device includes at least one junctionless transistor and a storage region. The junctionless transistor includes a junctionless, heavily doped semiconductor channel having two dimensions less than 100 nm.Type: ApplicationFiled: August 2, 2010Publication date: November 17, 2011Applicant: SanDisk CorporationInventors: George Samachisa, Johann Alsmeier, Andrei Mihnea
-
Patent number: 8059473Abstract: A non-volatile memory device includes a floating gate formed on a substrate with a gate insulation layer interposed therebetween, a tunnel insulation layer formed on the floating gate, a select gate electrode inducing charge introduction through the gate insulation layer, and a control gate electrode inducing charge tunneling occurring through the tunnel insulation layer. The select gate electrode is insulated from the control gate electrode. According to the non-volatile memory device, a select gate electrode and a control gate electrode are formed on a floating gate, and thus a voltage is applied to the respective gate electrodes to write and erase data.Type: GrantFiled: July 27, 2010Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seog Jeon, Seung-Beom Yoon, Jeong-Uk Han, Yong-Tae Kim
-
Patent number: 8058680Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate, a select gate formed above the semiconductor substrate, a floating gate formed above the semiconductor substrate and an erase gate positioned lower than an upper surface of the floating gate, and opposite an edge of a lower surface of the floating gate.Type: GrantFiled: December 19, 2008Date of Patent: November 15, 2011Assignee: Renesas Electronics CorporationInventor: Eiji Io
-
Publication number: 20110260235Abstract: Non-voltage storage and techniques for fabricating non-volatile storage are disclosed. In some embodiments, at least a portion of the control gates of non-volatile storage elements are formed from p-type polysilicon. In one embodiment, a lower portion of the control gate is p-type polysilicon. The upper portion of the control gate could be p-type polysilicon, n-type polysilicon, metal, metal nitride, etc. P-type polysilicon in the control gate may not deplete even at high Vpgm. Therefore, a number of problems that could occur if the control gate depleted are mitigated. For example, a memory cell having a control gate that is at least partially p-type polysilicon might be programmed with a lower Vpgm than a memory cell formed from n-type polysilicon.Type: ApplicationFiled: September 21, 2010Publication date: October 27, 2011Inventors: Takashi Whitney Orimoto, Atsushi Suyama, Ming Tian, Henry Chin, Henry Chien, Vinod Robert Purayath, Dana Lee
-
Publication number: 20110233643Abstract: A two-transistor PMOS memory cell has a selective gate (SG) PMOS and a floating gate (FG) PMOS is provided. A control gate, overlapping the floating gate of the FG PMOS, of the memory cell is made by a polysilicon layer and located on an isolation structure.Type: ApplicationFiled: March 23, 2010Publication date: September 29, 2011Applicant: CHINGIS TECHNOLOGY CORPORATIONInventor: Julian CHANG
-
Patent number: 8026545Abstract: An EEPROM according to the present invention includes: a semiconductor layer of a first conductive type; and a first insulating film formed on the semiconductor layer. A first impurity region, a second impurity region, a third impurity region, a fourth impurity region, and a fifth impurity region of a second conductive type are formed in top layer portions of the semiconductor layer. On the first insulating film, a select gate, a first floating gate, and a second floating gate are respectively disposed opposite a region between the first impurity region and the second impurity region, a region between the second impurity region and the third impurity region, and a region between the third impurity region and the fourth impurity region. In the first insulating film, a first tunnel window and a second tunnel window are respectively formed at portions in contact with the first floating gate and the second floating gate.Type: GrantFiled: December 1, 2009Date of Patent: September 27, 2011Assignee: Rohm Co., Ltd.Inventor: Yushi Sekiguchi
-
Patent number: 8017991Abstract: Example embodiments provide a non-volatile memory device with increased integration and methods of operating and fabricating the same. A non-volatile memory device may include a plurality of first storage node films and a plurality of first control gate electrodes on a semiconductor substrate. A plurality of second storage node films and a plurality of second control gate electrodes may be recessed into the semiconductor substrate between two adjacent first control gate electrodes and below the bottom of the plurality of first control gate electrodes. A plurality of bit line regions may be on the semiconductor substrate and each may extend across the plurality of first control gate electrodes and the plurality of second control gate electrodes.Type: GrantFiled: March 15, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Suk-pil Kim, Yoon-dong Park, June-mo Koo
-
Patent number: 8013382Abstract: A semiconductor memory in which each memory cell in a NAND flash memory includes a columnar floating gate formed on an element region with a gate insulating film interposed between the floating gate and the element region, diffusion layers formed at portions of the element region located below both sides of the floating gate, and a control gate formed so as to surround the floating gate with an IPD film interposed between the control gate and the floating gate, the IPD film formed on a side surface of the floating gate.Type: GrantFiled: May 28, 2009Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Mutsuo Morikado
-
Patent number: 8008748Abstract: A deep trench varactor structure compatible with a deep trench capacitor structure and methods of manufacturing the same are provided. A buried plate layer is formed on a second deep trench, while the first trench is protected from formation of any buried plate layer. The inside of the deep trenches is filled with a conductive material to form inner electrodes. At least one doped well is formed outside and abutting portions of the first deep trench and constitutes at least one outer varactor electrode. Multiple doped wells may be connected in parallel to provide a varactor having complex voltage dependency of capacitance. The buried plate layer and another doped well connected thereto constitute an outer electrode of a linear capacitor formed on the second deep trench.Type: GrantFiled: December 23, 2008Date of Patent: August 30, 2011Assignee: International Business Machines CorporationInventors: David S. Collins, Robert M. Rassel, Eric Thompson
-
Patent number: 8004034Abstract: Embodiments relate to a single poly type EEPROM and a method for manufacturing an EEPROM. According to embodiments, a single poly type EEPROM may include unit cells. A unit cell may include a floating gate at a side of a control node formed on and/or over a semiconductor substrate having an activation region and a device isolation area, not overlapping a device isolation region but overlapping only a top of the activation region. A select gate may be formed on and/or over a top of the activation region. According to embodiments, a ratio of a capacitance of a control node side to a capacitance of a bit line side may increase, which may improve a coupling ratio. According to embodiments, a junction capacitance may be maximized by not doping the floating gate with an impurity, which may allow for a reduction in chip size by securing design margins.Type: GrantFiled: December 27, 2008Date of Patent: August 23, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Sang-Woo Nam
-
Patent number: 7994004Abstract: A flash NAND type EEPROM system with individual ones of an array of charge storage elements, such as floating gates, being capacitively coupled with at least two control gate lines. The control gate lines are preferably positioned between floating gates to be coupled with sidewalls of floating gates. The memory cell coupling ratio is desirably increased, as a result. Both control gate lines on opposite sides of a selected row of floating gates are usually raised to the same voltage while the second control gate lines coupled to unselected rows of floating gates immediately adjacent and on opposite sides of the selected row are kept low. The control gate lines can also be capacitively coupled with the substrate in order to selectively raise its voltage in the region of selected floating gates. The length of the floating gates and the thicknesses of the control gate lines can be made less than the minimum resolution element of the process by forming an etch mask of spacers.Type: GrantFiled: October 28, 2009Date of Patent: August 9, 2011Assignee: Sandisk Technologies Inc.Inventor: Eliyahou Harari
-
Publication number: 20110186922Abstract: A nonvolatile semiconductor memory device has: a first device isolation region extending in a first direction; a first memory cell that comprises a first control gate extending in a second direction different from the first direction; a second memory cell that comprises a second control gate adjacent to the first control gate across a diffusion layer region; and a first leading electrode connected to the first control gate. A first concave region is formed in the first device isolation region so as to be apart from a side surface of the second control gate. The first leading electrode is formed within the first concave region.Type: ApplicationFiled: January 28, 2011Publication date: August 4, 2011Inventor: Kazuhiro TAKIMOTO
-
Patent number: 7977226Abstract: A flash memory device and a method for fabricating the same are disclosed. The flash memory device includes an ONO layer on a substrate, polysilicon gates on the ONO layer, a gate oxide layer on the substrate, the ONO layer and the polysilicon gates, and a low temperature oxide layer and polysilicon sidewall spacers on outer side surfaces of the polysilicon gates, except in a region between nearest adjacent polysilicon gates.Type: GrantFiled: December 21, 2009Date of Patent: July 12, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Ki Jun Yun
-
Patent number: 7968934Abstract: An integrated memory device, an integrated memory chip and a method for fabricating an integrated memory device is disclosed. One embodiment provides at least one integrated memory device with a drain, a source, a floating gate, a selection gate and a control gate, wherein the conductivity between the drain and the source can be controlled independently via the control gate.Type: GrantFiled: July 11, 2007Date of Patent: June 28, 2011Assignee: Infineon Technologies AGInventors: Robert Strenz, Christian Peters
-
Patent number: 7968932Abstract: A semiconductor device which is formed in a self-aligned manner without causing a problem of misalignment in forming a control gate electrode and in which a leak between the control gate electrode and a floating gate electrode is not generated, and a manufacturing method of the semiconductor device are provided. A semiconductor device includes a semiconductor film, a first gate insulating film over the semiconductor film, a floating gate electrode over the first gate insulating-film, a second gate insulating film which covers the floating gate electrode, and a control gate electrode over the second gate insulating film. The control gate electrode is formed so as to cover the floating gate electrode with the second gate insulating film interposed therebetween, the control gate electrode is provided with a sidewall, and the sidewall is formed on a stepped portion of the control gate-electrode, generated due to the floating gate electrode.Type: GrantFiled: December 20, 2006Date of Patent: June 28, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yoshinobu Asami