With Additional, Non-memory Control Electrode Or Channel Portion (e.g., Accessing Field Effect Transistor Structure) Patents (Class 257/326)
-
Patent number: 10566342Abstract: Semiconductor memory devices are provided. A semiconductor memory device includes a memory cell region and an insulator on a portion of the memory cell region. The semiconductor memory device includes a stress relief material that is in the insulator and is between the memory cell region and another region of the semiconductor memory device.Type: GrantFiled: November 7, 2017Date of Patent: February 18, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Hwang, Jang-Gn Yun, Joon-Sung Lim
-
Patent number: 10553606Abstract: A vertical-type memory device and a manufacturing method thereof, the device including a substrate having a cell array region and a connection region; gate electrode layers stacked on the cell array region and the connection region of the substrate, the gate electrode layers forming a stepped structure in the connection region; a cell channel layer in the cell array region, the cell channel layer passing through the plurality of gate electrode layers; a dummy channel layer in the connection region, the dummy channel layer passing through at least one gate electrode layer of the plurality of gate electrode layers; a cell epitaxial layer disposed below the cell channel layer; and a dummy epitaxial layer disposed below the dummy channel layer, wherein the dummy epitaxial layer has a shape that is different from a shape of the cell epitaxial layer.Type: GrantFiled: March 28, 2018Date of Patent: February 4, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong Won Kim, Hyun Goo Jun
-
Patent number: 10553690Abstract: A miniaturized transistor with reduced parasitic capacitance and highly stable electrical characteristics is provided. High performance and high reliability of a semiconductor device including the transistor is achieved. A first conductor is formed over a substrate, a first insulator is formed over the first conductor, a layer that retains fixed charges is formed over the first insulator, a second insulator is formed over the layer that retains fixed charges, and a transistor is formed over the second insulator. Threshold voltage Vth is controlled by appropriate adjustment of the thicknesses of the first insulator, the second insulator, and the layer that retains fixed charges.Type: GrantFiled: July 27, 2016Date of Patent: February 4, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tetsuhiro Tanaka, Kazuki Tanemura, Daisuke Matsubayashi
-
Patent number: 10522688Abstract: A semiconductor device capable of holding data for a long time is provided. The semiconductor device includes a first transistor, a second transistor, and a circuit. The first transistor includes a first gate and a second gate. The first transistor includes a first semiconductor in a channel formation region. The first gate and the second gate overlap with each other in a region with the first semiconductor provided therebetween. The second transistor includes a second semiconductor in a channel formation region. A first terminal of the second transistor is electrically connected to a gate of the second transistor and the second gate. A second terminal of the second transistor is electrically connected to the circuit. The circuit has a function of generating a negative potential. The second semiconductor has a wider bandgap than the first semiconductor.Type: GrantFiled: December 15, 2016Date of Patent: December 31, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kiyoshi Kato, Tomoaki Atsumi, Shunpei Yamazaki, Haruyuki Baba, Shinpei Matsuda
-
Patent number: 10490569Abstract: Multiple tier structures are stacked over a substrate. Each tier structure includes an alternating stack of insulating layers and sacrificial material layers and a retro-stepped dielectric material portion overlying the alternating stack. Multiple types of openings are formed concurrently during formation of each tier structure. Openings concurrently formed through each tier structure can include at least two types of openings that may be selected from through-tier memory openings, through-tier support openings, and through-tier staircase-region openings. Each through-tier opening is filled with a respective through-tier sacrificial opening fill structure. Stacks of through-tier sacrificial opening fill structures can be removed in stages to form various device components, which include memory stack structures, support pillar structures, and staircase-region contact via structures.Type: GrantFiled: June 27, 2018Date of Patent: November 26, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Mitsuteru Mushiga, Hisakazu Otoi, Kensuke Yamaguchi, James Kai, Zhixin Cui, Murshed Chowdhury, Johann Alsmeier, Tong Zhang
-
Patent number: 10483270Abstract: Some embodiments include an integrated assembly with a semiconductor channel material having a boundary region where a more-heavily-doped region interfaces with a less-heavily-doped region. The more-heavily-doped region and the less-heavily-doped region have the same majority carriers. The integrated assembly includes a gating structure adjacent the semiconductor channel material and having a gating region and an interconnecting region of a common and continuous material. The gating region has a length extending along a segment of the more-heavily-doped region, a segment of the less-heavily-doped region, and the boundary region. The interconnecting region extends laterally outward from the gating region on a side opposite the semiconductor channel region, and is narrower than the length of the gating region. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: February 7, 2019Date of Patent: November 19, 2019Assignee: Micron Technology, Inc.Inventors: Justin B. Dorhout, Kunal R. Parekh, Martin C. Roberts, Mohd Kamran Akhtar, Chet E. Carter, David Daycock
-
Patent number: 10461089Abstract: Various embodiments of the present application are directed to a method for forming an embedded memory boundary structure with a boundary sidewall spacer. In some embodiments, an isolation structure is formed in a semiconductor substrate to separate a memory region from a logic region. A multilayer film is formed covering the semiconductor substrate. A memory structure is formed on the memory region from the multilayer film. An etch is performed into the multilayer film to remove the multilayer film from the logic region, such that the multilayer film at least partially defines a dummy sidewall on the isolation structure. A spacer layer is formed covering the memory structure, the isolation structure, and the logic region, and further lining the dummy sidewall. An etch is performed into the spacer layer to form a spacer on dummy sidewall from the spacer layer. A logic device structure is formed on the logic region.Type: GrantFiled: October 23, 2018Date of Patent: October 29, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming Chyi Liu, Shih-Chang Liu, Sheng-Chieh Chen, Yu-Hsing Chang
-
Patent number: 10403639Abstract: An array of memory stack structures extends through an alternating stack of insulating layers and electrically conductive layers over a substrate. An array of drain select level assemblies including cylindrical electrode portions is formed over the alternating stack with the same periodicity as the array of memory stack structures. A drain select level isolation strip including dielectric materials can be formed between a neighboring pair of drain select level assemblies employing the drain select level assemblies as a self-aligning template. Alternatively, cylindrical electrode portions can be formed around an upper portion of each memory stack structure. Strip electrode portions are formed on the cylindrical electrode portions after formation of the drain select level isolation strip.Type: GrantFiled: November 20, 2017Date of Patent: September 3, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Takashi Orimoto, James Kai, Sayako Nagamine, Takaaki Iwai, Shigeyuki Sugihara, Shuji Minagawa
-
Patent number: 10396088Abstract: A three-dimensional semiconductor device and a method of manufacturing the same are provided. The three-dimensional semiconductor device includes a stack structure including insulating layers and electrodes that are alternately stacked on a substrate, a horizontal semiconductor pattern between the substrate and the stack structure, vertical semiconductor patterns penetrating the stack structure and connected to the horizontal semiconductor pattern; and a common source plug at a side of the stack structure. The stack structure, the horizontal semiconductor pattern and the common source plug extend in a first direction. The horizontal semiconductor pattern includes a first sidewall extending in the first direction. The first sidewall has protrusions protruding toward the common source plug.Type: GrantFiled: September 6, 2017Date of Patent: August 27, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sohyeon Lee, Sunil Shim, Jaeduk Lee, Jaehoon Jang, Jeehoon Han
-
Patent number: 10381081Abstract: A memory device includes first and second electrode layers, first and second semiconductor pillars, an interconnect, and a first connecting conductor. The first and second electrode layers are stacked in a first direction. The second electrode layers are positioned in the first direction when viewed from the first electrode layers. The first semiconductor pillar extends in the first direction through the first electrode layers. The second semiconductor pillar extends in the first direction through the second electrode layers. The interconnect is provided between the first and second electrode layers, and is electrically connected to the first and second semiconductor pillars. The first connecting conductor extends in the first direction, is connected to one of the first electrode layers and one of the second electrode layers. The first connecting conductor extends in the first direction, and crosses at least one of the second electrode layers.Type: GrantFiled: March 13, 2018Date of Patent: August 13, 2019Assignee: Toshiba Memory CorporationInventors: Tsuyoshi Sugisaki, Yasuhito Nakajima
-
Patent number: 10361218Abstract: According to one embodiment, a source layer includes a semiconductor layer including an impurity. A stacked body includes a plurality of electrode layers stacked with an insulator interposed. A gate layer is provided between the source layer and the stacked body. The gate layer is thicker than a thickness of one layer of the electrode layers. A semiconductor body extends in a stacking direction of the stacked body through the stacked body and the gate layer. The semiconductor body further extends in the semiconductor layer where a side wall portion of the semiconductor body contacts the semiconductor layer. The semiconductor body does not contact the electrode layers and the gate layer.Type: GrantFiled: July 19, 2018Date of Patent: July 23, 2019Assignee: Toshiba Memory CorporationInventor: Shinya Arai
-
Patent number: 10312249Abstract: A method for forming a semiconductor device is provided, including providing a substrate having a first area comprising first semiconductor structures and a second area, wherein one of the first semiconductor structures comprises a memory gate made of a first polysilicon layer, and a second semiconductor structure comprises a second polysilicon layer disposed within the second area on the substrate; forming an organic material layer on the first semiconductor structures within the first area and on the second polysilicon layer within the second area; and patterning the organic material layer to form a patterned organic material layer, and the organic material layer exposing the memory gates of the first semiconductor structures, wherein a first pre-determined region and a second pre-determined region at the substrate are covered by the patterned organic material layer.Type: GrantFiled: November 9, 2017Date of Patent: June 4, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wei-Chang Liu, Zhen Chen, Shen-De Wang, Chuan Sun, Wei Ta, Wang Xiang
-
Patent number: 10304837Abstract: An integrated circuit device having (i) a memory cell array which includes a plurality of memory cells arranged in a matrix of rows and columns, wherein each memory cell includes at least one transistor having a gate, gate dielectric and first, second and body regions, wherein: (i) the body region of each transistor is electrically floating and (ii) the transistors of adjacent memory cells have a common first region and/or a common second region. Each common first region and/or second regions of transistors of adjacent memory cells includes a barrier disposed therein and/or therebetween, wherein each barrier provides a discontinuity in the common regions and/or includes one or more electrical characteristics that are different from one or more corresponding electrical characteristics of the common regions.Type: GrantFiled: September 16, 2013Date of Patent: May 28, 2019Assignee: OVONYX MEMORY TECHNOLOGY, LLCInventor: Pierre C. Fazan
-
Patent number: 10283525Abstract: According to an embodiment, a non-volatile memory device includes a first conductive layer, electrodes, an interconnection layer and at least one semiconductor layer. The electrodes are arranged between the first conductive layer and the interconnection layer in a first direction perpendicular to the first conductive layer. The interconnection layer includes a first interconnection and a second interconnection. The semiconductor layer extends through the electrodes in the first direction, and is electrically connected to the first conductive layer and the first interconnection. The device further includes a memory film between each of the electrodes and the semiconductor layer, and a conductive body extending in the first direction. The conductive body electrically connects the first conductive layer and the second interconnection, and includes a first portion and a second portion connected to the second interconnection. The second portion has a width wider than the first portion.Type: GrantFiled: June 1, 2018Date of Patent: May 7, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Masaki Tsuji, Yoshiaki Fukuzumi
-
Patent number: 10242992Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: GrantFiled: July 8, 2016Date of Patent: March 26, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Wataru Sakamoto, Ryota Suzuki, Tatsuya Okamoto, Tatsuya Kato, Fumitaka Arai
-
Patent number: 10211215Abstract: An alternating stack of insulating layers and spacer material layers is formed over a substrate. Each of the first insulating layers and the first sacrificial material layers includes a respective horizontally-extending portion and a respective non-horizontally-extending portion. Memory stack structures are formed through the horizontally-extending portions of the alternating stack. Regions of the non-horizontally-extending portions of the sacrificial material layers are masked with patterned etch mask portions. Unmasked first regions of the non-horizontally-extending portions of the first sacrificial material layers are selectively recessed, and the sacrificial material layers with electrically conductive layers. Each electrically conductive layer can include a vertical plate region and a protrusion region that protrudes above the vertical plate region and having a narrower lateral dimension that the vertical plate region.Type: GrantFiled: February 13, 2018Date of Patent: February 19, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Yashushi Ishii, Kazuto Watanabe, Michiaki Sano, Haruki Urata, Akira Takahashi, Tae-Kyung Kim
-
Patent number: 10204680Abstract: According to an embodiment, a control circuitry performing: a first operation of reading data out of a memory cell with a first voltage applied to a word line while changing the first voltage by a first shift amount within a first range, and a second operation of reading data out of the memory cell with a second voltage applied to the word line while changing the second voltage by a second shift amount within a second range, wherein the second shift amount is smaller than the first shift amount, and wherein the control circuitry performs the second operation to apply the second voltage to the word line subsequently to application of the first voltage to the word line in the first operation.Type: GrantFiled: September 7, 2017Date of Patent: February 12, 2019Assignee: Toshiba Memory CorporationInventors: Tsukasa Tokutomi, Masanobu Shirakawa, Marie Takada
-
Patent number: 10192954Abstract: A junctionless nanowire transistor and a manufacturing method for the same are disclosed. Two terminals of each of the channel nanowires disposed in the transistor are respectively connected with the source region and the drain region; the source region, the drain region and the channel nanowires uses a same doping material such that the on-state current of the transistor is increased, and the uniformity of the transistor is increased. Besides, the multiple channel nanowires are disposed above the active layer in a stacked arrangement to increase the integration of the transistor.Type: GrantFiled: November 16, 2016Date of Patent: January 29, 2019Assignee: Wuhan China Star Optoelectronics Technology Co., LtdInventors: Bo Liang, Jun Li, Wei Wang
-
Patent number: 10181442Abstract: A three-dimensional memory device includes an alternating stack of L-shaped insulating layers and L-shaped electrically conductive layers located over a top surface of a substrate, such that each of the L-shaped insulating layers and the L-shaped electrically conductive layers includes a respective horizontally-extending portion and a respective non-horizontally-extending portion, memory stack structures extending through a memory array region of the alternating stack that includes the horizontally-extending portions of the L-shaped electrically conductive layers, such that each of the memory stack structures includes a memory film and a vertical semiconductor channel, dielectric spacers non-horizontally extending between neighboring pairs of a non-horizontally-extending portion of an L-shaped insulating layer and a non-horizontally-extending portion of an L-shaped electrically conductive layer, and contact via structures that contact a respective one of the non-horizontally-extending portions of the L-shapedType: GrantFiled: November 30, 2017Date of Patent: January 15, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Kazuto Watanabe, Michiaki Sano, Haruki Urata, Akira Takahashi
-
Patent number: 10153262Abstract: According to an embodiment, a semiconductor device includes: a stacked body in which insulator layers and conductor layers alternately stacked; a block insulator film on a surface of the insulator layer and a surface of the conductor layer; a charge storage capacitor film on a surface of the block insulator film; a tunnel insulator film including a first insulator film on a surface of the charge storage capacitor film, a second insulator film on a surface of the first insulator film, and a third insulator film on a surface of the second insulator film; and a channel film on a surface of the third insulator film. A defect termination element is included in at least the first or the third insulator film, and defect termination element content concentrations of the first, the second, and the third insulator film are different from one another.Type: GrantFiled: September 8, 2017Date of Patent: December 11, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tatsunori Isogai, Masaki Noguchi
-
Patent number: 10147638Abstract: Methods of forming staircase structures. The method comprises forming a patterned hardmask over tiers. An exposed portion of an uppermost tier is removed to form an uppermost stair. A first liner material is formed over the patterned hardmask and the uppermost tier, and a portion of the first liner material is removed to form a first liner and expose an underlying tier. An exposed portion of the underlying tier is removed to form an underlying stair in the underlying tier. A second liner material is formed over the patterned hardmask, the first liner, and the second liner. A portion of the second liner material is removed to form a second liner and expose another underlying tier. An exposed portion of the another underlying tier is removed to form another underlying stair. The patterned hardmask is removed. Staircase structures and semiconductor device structure are also disclosed.Type: GrantFiled: December 29, 2017Date of Patent: December 4, 2018Assignee: Micron Technology, Inc.Inventors: Lance Williamson, Adam L. Olson, Kaveri Jain, Robert Dembi, William R. Brown
-
Patent number: 10141328Abstract: A 3D memory device includes a substrate, a ridge-shaped stack, a memory layer, a channel layer and a capping layer. The ridge-shaped stack includes a plurality of conductive strips extending along a first direction and stacked on the substrate. The memory layer is stacked on a vertical sidewall of the ridge-shaped stack along a second direction that forms a non-straight with the first direction. The channel layer is stacked on the memory layer along the second direction and has a narrow sidewall having a long side extending along the first direction. The capping layer is stacked on the narrow sidewall along a third direction that forms a non-straight angle with the second direction.Type: GrantFiled: December 15, 2016Date of Patent: November 27, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen
-
Patent number: 10128356Abstract: Tunneling field effect transistors (TFETs) are described herein. In an example, a TFET includes a pocket disposed near a junction of a source region, wherein the pocket region is formed from a material having lower percentage of one type of atom than percentage of the one type of atom in source, channel, and drain regions.Type: GrantFiled: March 27, 2014Date of Patent: November 13, 2018Assignee: Intel CorporationInventors: Uygar E. Avci, Roza Kotlyar, Ian A. Young
-
Patent number: 10115681Abstract: A semiconductor die includes a pair of first alternating stacks of first portions of insulating layers and electrically conductive layers located over a semiconductor substrate, groups of memory stack structures vertically extending through a respective one of the pair of the first alternating stacks, a pair of second alternating stacks of second portions of the insulating layers and dielectric material layers laterally adjoined to a respective one of the first alternating stacks, such that each second portion of the insulating layers is connected to a respective one of the first portions of the insulating layers, and at least one seal ring structure laterally enclosing, and laterally spaced from, the pair of first alternating stacks, and contacting at least a first sidewall of each of the pair of second alternating stacks.Type: GrantFiled: March 22, 2018Date of Patent: October 30, 2018Assignee: SANDISK TECHNOLOGIES LLCInventor: Junichi Ariyoshi
-
Patent number: 10109530Abstract: A semiconductor arrangement and method of forming the same are described. A semiconductor arrangement includes a third metal connect in contact with a first metal connect in a first active region and a second metal connect in a second active region, and over a shallow trench isolation region located between the first active region and a second active region. A method of forming the semiconductor arrangement includes forming a first opening over the first metal connect, the STI region, and the second metal connect, and forming the third metal connect in the first opening. Forming the third metal connect over the first metal connect and the second metal connect mitigates RC coupling.Type: GrantFiled: September 1, 2017Date of Patent: October 23, 2018Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: I-Wen Wu, Hsien-Cheng Wang, Mei-Yun Wang, Shih-Wen Liu, Chao-Hsun Wang, Yun Lee
-
Patent number: 10090330Abstract: A method for fabricating a fully depleted silicon on insulator (FDSOI) device is described. A charge trapping layer in a buried oxide layer is provided on a semiconductor substrate. A backgate well in the semiconductor substrate is provided under the charge trapping layer. A device structure including a gate structure, source and drain regions is disposed over the buried oxide layer. A charge is trapped in the charge trapping layer. The threshold voltage of the device is partially established by the charge trapped in the charge trapping layer. Different aspects of the invention include the structure of the FDSOI device and a method of tuning the charge trapped in the charge trapping layer of the FDSOI device.Type: GrantFiled: February 22, 2018Date of Patent: October 2, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: John J. Ellis-Monaghan, Terence B. Hook, Kirk D. Peterson
-
Patent number: 10068802Abstract: An integrated circuit containing MOS transistors may be formed using a split carbon co-implantation. The split carbon co-implant includes an angled carbon implant and a zero-degree carbon implant that is substantially perpendicular to a top surface of the integrated circuit. The split carbon co-implant is done at the LDD and halo implant steps.Type: GrantFiled: October 17, 2012Date of Patent: September 4, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ebenezer Eshun, Himadri Sekhar Pal, Amitabh Jain
-
Patent number: 10062708Abstract: Vertical memory blocks for semiconductor devices include a memory cell region including an array of memory cell pillars and at least one via region including a dielectric stack of alternating dielectric materials and at least one conductive via extending through the dielectric stack. Semiconductor devices including a vertical memory block include at least one vertical memory block, which includes slots extending between adjacent memory cells of a three-dimensional array. The slots are separated by a first distance in a first portion of the block, and by a second, greater distance in a second portion of the block. Methods of forming vertical memory blocks include forming slots separated by a first distance in a memory array region and by a second, greater distance in a via region. At least one conductive via is formed through a stack of alternating first and second dielectric materials in the via region.Type: GrantFiled: August 1, 2017Date of Patent: August 28, 2018Assignee: Micron Technology, Inc.Inventors: Eric H. Freeman, Justin B. Dorhout
-
Patent number: 10043821Abstract: According to an embodiment, a non-volatile memory device includes a first conductive layer, electrodes, an interconnection layer and at least one semiconductor layer. The electrodes are arranged between the first conductive layer and the interconnection layer in a first direction perpendicular to the first conductive layer. The interconnection layer includes a first interconnection and a second interconnection. The semiconductor layer extends through the electrodes in the first direction, and is electrically connected to the first conductive layer and the first interconnection. The device further includes a memory film between each of the electrodes and the semiconductor layer, and a conductive body extending in the first direction. The conductive body electrically connects the first conductive layer and the second interconnection, and includes a first portion and a second portion connected to the second interconnection. The second portion has a width wider than the first portion.Type: GrantFiled: August 17, 2017Date of Patent: August 7, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Masaki Tsuji, Yoshiaki Fukuzumi
-
Patent number: 10020319Abstract: A semiconductor memory device includes a plurality of wiring layers formed on a substrate, one or more first pillars penetrating through the wiring layers on a memory region of the substrate and in contact with the substrate, a plurality of memory transistors being formed at portions of each of the one or more first pillars that penetrate the wiring layers, and one or more second pillars penetrating through at least one of the wiring layers on a peripheral region of the substrate and in contact with the substrate. Each of the first and second pillars includes a semiconductor portion, a first insulating layer formed around the semiconductor portion, a charge accumulation layer formed around the first insulating layer, and a second insulating layer formed around the charge accumulation layer.Type: GrantFiled: August 10, 2016Date of Patent: July 10, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yasuyuki Baba
-
Patent number: 10014224Abstract: A structure and a formation method of a semiconductor device are provided. The semiconductor device includes a semiconductor substrate and a fin structure over the semiconductor substrate. The semiconductor device also includes a gate stack covering a portion of the fin structure and an epitaxially grown source/drain structure over the fin structure and adjacent to the gate stack. The semiconductor device further includes a semiconductor protection layer over the epitaxially grown source/drain structure. The semiconductor protection layer has an atomic concentration of silicon greater than that of the epitaxially grown source/drain structure.Type: GrantFiled: November 7, 2016Date of Patent: July 3, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shiu-Ko Jangjian, Tzu-Kai Lin, Chi-Cherng Jeng
-
Patent number: 10008511Abstract: There is provided a monolithic three dimensional array of charge storage devices which includes a plurality of device levels, wherein at least one surface between two successive device levels is planarized by chemical mechanical polishing.Type: GrantFiled: December 2, 2016Date of Patent: June 26, 2018Assignee: SANDISK TECHNOLOGIES LLCInventor: Thomas H. Lee
-
Patent number: 9991280Abstract: An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memory film therein, an anisotropic etch can be performed to remove a horizontal bottom portion of the memory film. The annular dielectric spacer can protect underlying portions of the memory film during the anisotropic etch. In addition, a silicon nitride barrier may be employed to suppress hydrogen diffusion at an edge region of peripheral devices.Type: GrantFiled: February 16, 2017Date of Patent: June 5, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Tadashi Nakamura, Jin Liu, Kazuya Tokunaga, Marika Gunji-Yoneoka, Matthias Baenninger, Hiroyuki Kinoshita, Murshed Chowdhury, Jiyin Xu, Dai Iwata, Hiroyuki Ogawa, Kazutaka Yoshizawa, Yasuaki Yonemochi
-
Patent number: 9960173Abstract: According to one embodiment, a semiconductor memory device includes: a substrate; a first interconnect; a second interconnect; a plurality of third interconnects; a fourth interconnect; a semiconductor member; a charge storage member; and a conductive member. One of the plurality of third interconnects is disposed on two second-direction sides of the conductive member. Portions of the one of the plurality of third interconnects disposed on the two second-direction sides of the conductive member are formed as one body.Type: GrantFiled: March 10, 2017Date of Patent: May 1, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yoshiro Shimojo
-
Patent number: 9953710Abstract: Memory devices are shown that include a body region and a connecting region that is formed from a semiconductor with a lower band gap than the body region. Connecting region configurations can provide increased gate induced drain leakage during an erase operation. Configurations shown can provide a reliable bias to a body region for memory operations such as erasing, and containment of charge in the body region during a boost operation.Type: GrantFiled: May 1, 2017Date of Patent: April 24, 2018Assignee: Micron Technology, Inc.Inventors: Haitao Liu, Jian Li, Chandra Mouli
-
Patent number: 9941291Abstract: A semiconductor device includes at least one first conductive layer stacked on a substrate where a cell region and a contact region are defined; at least one first slit passing through the first conductive layer, second conductive layers stacked on the first conductive layer; a second slit passing through the first and second conductive layers and connected with one side of the first slit, and a third slit passing through the first and second conductive layers and connected with the other side of the first slit.Type: GrantFiled: October 9, 2015Date of Patent: April 10, 2018Assignee: SK hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, Il Do Kim
-
Patent number: 9922992Abstract: A three-dimensional stacked memory device provides uniform programming speeds for a block of memory cells. The channel layers of the memory strings which are relatively close to a local interconnect of a stack are doped to account for a reduced blocking oxide thickness. Channel layers of remaining memory strings are undoped. The doping can be performing by masking the channel layers which are to remain undoped while exposing the other memory holes to a dopant. The dopant can be provided, e.g., in a carrier gas, spin on glass or other solid, or by plasma doping. An n-type dopant such as antimony, arsenic or phosphorus may be used. Heating causes the dopants to diffuse into the channel layer. Another approach deposits doped silicon for some of the channel layers and undoped silicon for other channel layers.Type: GrantFiled: April 10, 2017Date of Patent: March 20, 2018Assignee: SanDisk Technologies LLCInventors: Xuehong Yu, Yingda Dong
-
Patent number: 9917101Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, a columnar member, and an insulating film. The stacked body is provided on the substrate, and includes a plurality of electrode layers separately stacked each other. The columnar member is provided in the stacked body, and includes a first semiconductor portion extending in a stacked direction of the plurality of electrode layers. The insulating film covers a bottom portion of the columnar member.Type: GrantFiled: March 20, 2017Date of Patent: March 13, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Satoshi Konagai
-
Patent number: 9905573Abstract: A mesa structure is formed over peripheral devices on a substrate. An alternating stack of insulating layers and spacer material layers is formed over the substrate and the mesa structure. A region of the alternating stack overlying the mesa structure is removed to provide a region in which the layers in the alternating stack extend along a non-horizontal direction that is parallel to the dielectric sidewall of the mesa structure. Memory stack structures and backside contact via structures are formed through another region of the alternating stack that includes horizontally-extending portions of the layers within the alternating stack. The spacer material layers are provided as, or are replaced with, electrically conductive layers. Top surfaces of portions of the electrically conductive layers that extend parallel to the dielectric sidewall of the mesa structure can be contacted by word line contact via structures.Type: GrantFiled: August 30, 2016Date of Patent: February 27, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Shogo Mada, Akira Takahashi, Motoki Umeyama
-
Patent number: 9857989Abstract: A solid state memory component can include a plurality of bit lines, a source line, and a plurality of non-functional memory pillars. Each non-functional memory pillar is electrically isolated from one or both of the plurality of bit lines and the source line. A solid state memory component can also include a plurality of pillars located in a periphery portion of the solid state memory component, and memory cells adjacent to each of the pillars. Associated systems and methods can include or otherwise utilize such solid state memory components.Type: GrantFiled: October 1, 2016Date of Patent: January 2, 2018Assignee: Intel CorporationInventors: Jun Zhao, Gowrisankar Damarla, David A. Daycock, Gordon A. Haller, Sri Sai Sivakumar Vegunta, John B. Matovu, Matthew R. Park, Prakash Rau Mokhna Rau
-
Patent number: 9852942Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, and a plurality of columnar parts. The stacked body is provided on the substrate. The stacked body includes a plurality of electrode films stacked separately from each other. The plurality of columnar parts is provided in the stacked body. Each of the plurality of columnar parts includes a semiconductor pillar extending in a stacking direction of the stacked body, and a charge storage film provided between the semiconductor pillar and the stacked body. The plurality of electrode films includes a first electrode film provided in upper layers of the stacked body and a second electrode film provided in lower layers of the stacked body. A thickness of the first electrode film is thicker than a thickness of the second electrode film. The first electrode film is provided with a void.Type: GrantFiled: July 5, 2016Date of Patent: December 26, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Wataru Sakamoto, Hideki Inokuma, Osamu Matsuura
-
Patent number: 9837433Abstract: A semiconductor memory device includes a substrate defined with cell regions and a contact region between the cell regions; a dielectric structure formed over the contact region; a memory block having cell parts which are respectively formed over the cell regions, a coupling part which is formed over the contact region and couples the cell parts, and a through part which accommodates the dielectric structure; a peripheral circuit formed over the substrate under the memory block; bottom wiring lines disposed between the memory block and the peripheral circuit, and electrically coupled with the peripheral circuit; top wiring lines disposed over the memory block; and contact plugs passing through the dielectric structure and coupling the bottom wiring lines and the top wiring lines.Type: GrantFiled: September 8, 2016Date of Patent: December 5, 2017Assignee: SK Hynix Inc.Inventors: Sung-Lae Oh, Jin-Ho Kim, Chang-Man Son, Go-Hyun Lee, Young-Ock Hong
-
Patent number: 9818801Abstract: A three-dimensional resistive memory device includes an alternating stack of electrically conductive layers and insulating layers. Resistive memory elements are provided between the electrically conductive layers and a semiconductor local bit line. The semiconductor local bit line includes a heterostructure of an inner semiconductor material layer having an inner-material band gap and an outer semiconductor material layer having an outer-material band gap that is narrower than the inner-material band. A gate dielectric is located between a gate electrode and the inner semiconductor material layer.Type: GrantFiled: October 14, 2016Date of Patent: November 14, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Peter Rabkin, Perumal Ratnam, Christopher J. Petti, Masaaki Higashitani
-
Patent number: 9805797Abstract: According to one embodiment, a semiconductor memory device includes memory units each includes a first transistor, memory cell transistors, and a second transistor serially coupled between first and second ends. A memory cell transistor of each memory unit has its gate electrode coupled to each other. A bit line is coupled to the first ends. First and second drivers output voltage applied to selected and unselected first transistors, respectively. Third and fourth drivers output voltage applied to selected and unselected second transistors, respectively. A selector couples the gate electrode of the first transistor of each memory unit to the first or second driver, and that of the second transistor of each memory unit to the third or fourth driver.Type: GrantFiled: August 8, 2016Date of Patent: October 31, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventor: Koji Hosono
-
Patent number: 9773803Abstract: According to an embodiment, a non-volatile memory device includes a first conductive layer, electrodes, an interconnection layer and at least one semiconductor layer. The electrodes are arranged between the first conductive layer and the interconnection layer in a first direction perpendicular to the first conductive layer. The interconnection layer includes a first interconnection and a second interconnection. The semiconductor layer extends through the electrodes in the first direction, and is electrically connected to the first conductive layer and the first interconnection. The device further includes a memory film between each of the electrodes and the semiconductor layer, and a conductive body extending in the first direction. The conductive body electrically connects the first conductive layer and the second interconnection, and includes a first portion and a second portion connected to the second interconnection. The second portion has a width wider than the first portion.Type: GrantFiled: March 10, 2015Date of Patent: September 26, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Masaki Tsuji, Yoshiaki Fukuzumi
-
Patent number: 9755085Abstract: A semiconductor device includes memory blocks each configured to comprise a pair of channels, each channel including a pipe channel formed in a pipe gate of the memory block and a drain-side channel and a source-side channel coupled to the pipe channel; first slits placed between the memory blocks adjacent to other memory blocks; and a second slit placed between the source-side channel and the drain-side channel of each pair of channels.Type: GrantFiled: June 29, 2012Date of Patent: September 5, 2017Assignee: SK hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, Jung Yun Chang
-
Patent number: 9754838Abstract: A semiconductor arrangement and method of forming the same are described. A semiconductor arrangement includes a third metal connect in contact with a first metal connect in a first active region and a second metal connect in a second active region, and over a shallow trench isolation region located between the first active region and a second active region. A method of forming the semiconductor arrangement includes forming a first opening over the first metal connect, the STI region, and the second metal connect, and forming the third metal connect in the first opening. Forming the third metal connect over the first metal connect and the second metal connect mitigates RC coupling.Type: GrantFiled: November 28, 2016Date of Patent: September 5, 2017Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: I-Wen Wu, Hsien-Cheng Wang, Mei-Yun Wang, Shih-Wen Liu, Chao-Hsun Wang, Yun Lee
-
Patent number: 9741810Abstract: The disclosure relates to a semiconductor device. An exemplary structure for a nanowire structure comprises a first semiconductor material having a first lattice constant and a first linear thermal expansion constant; and a second semiconductor material having a second lattice constant and a second linear thermal expansion constant surrounding the first semiconductor material, wherein a ratio of the first lattice constant to the second lattice constant is from 0.98 to 1.02, wherein a ratio of the first linear thermal expansion constant to the second linear thermal expansion constant is greater than 1.2 or less than 0.8.Type: GrantFiled: July 30, 2014Date of Patent: August 22, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Ching, Chi-Wen Liu, Chao-Hsiung Wang
-
Patent number: 9741738Abstract: A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.Type: GrantFiled: April 28, 2016Date of Patent: August 22, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kidoh, Masaru Kito, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi
-
Patent number: 9741574Abstract: Provided is a method of cyclically depositing a thin film including: performing an oxide depositing operation of repeatedly performing a deposition operation, a first purge operation, a reaction operation, and a second purge operation, wherein the deposition operation deposits silicon on a target by injecting a silicon precursor into a chamber into which the target is loaded, the first purge operation removes a non-reacted silicon precursor and a reacted byproduct from inside the chamber, the reaction operation supplies a first reaction source including oxygen into the chamber to form the deposited silicon as an oxide including silicon, and the second purge operation removes a non-reacted first reaction source and a reacted byproduct from the inside of the chamber; and performing a plasma processing operation of supplying plasma made of a second reaction source including nitrogen to the inside of the chamber to process the oxide including the silicon.Type: GrantFiled: September 23, 2014Date of Patent: August 22, 2017Assignee: EUGENE TECHNOLOGY CO., LTD.Inventors: Hai-Won Kim, Seok-Yun Kim