In Integrated Circuit Structure Patents (Class 257/337)
  • Publication number: 20080128804
    Abstract: A semiconductor device, comprising: a first transistor of a second electric conductivity type formed in a substrate including impurities of a first electric conductivity type; and a second transistor of the second electric conductivity type formed in the substrate, a source region of the second transistor being shared with a source region of the first transistor; wherein in a lower layer of a gate insulating film of the first transistor, a first offset layer of the second electric conductivity type is formed adjacent to a channel region of the first transistor, in a lower layer of a gate insulating film of the second transistor, a second offset layer of the second electric conductivity type is formed adjacent to a channel region of the second transistor, and in the source region, a first diffusion layer of the first electric conductivity type and a second diffusion layer of the first electric conductivity type in the upper layer of the first diffusion layer are formed, and wherein the second diffusion layer i
    Type: Application
    Filed: January 16, 2008
    Publication date: June 5, 2008
    Inventor: Atsushi Ishikawa
  • Patent number: 7355246
    Abstract: Some embodiments provide a memory cell comprising a body region doped with charge carriers of a first type, a source region disposed in the body region and doped with charge carriers of a second type, and a drain region disposed in the body region and doped with charge carriers of the second type. According to some embodiments, the body region, the source region, and the drain region are oriented in a first direction, the body region and the source region form a first junction, and the body region and the drain region form a second junction. Moreover, a conductivity of the first junction from the body region to the source region in a case that the first junction is unbiased is substantially less than a conductivity of the second junction from the body region to the drain region in a case that the second junction is unbiased. Some embodiments further include a transistor oriented in a second direction, wherein the second direction is not parallel to the first direction.
    Type: Grant
    Filed: November 7, 2005
    Date of Patent: April 8, 2008
    Assignee: Intel Corporation
    Inventors: Ali Keshavarzi, Stephen H. Tang, Dinesh Somasekhar, Fabrice Paillet, Muhammad M. Khellah, Yibin Ye, Shih-Lien L. Lu, Vivek K. De
  • Patent number: 7348630
    Abstract: The semiconductor device has a semiconductor substrate, gate electrodes formed above the semiconductor substrate, and a pair of impurity diffusion layers formed in a surface layer of the semiconductor substrate at both sides of each of the gate electrodes. The semiconductor device also has drift layers formed in the surface layer of the semiconductor substrate between the gate electrodes and one of the impurity diffusion layers as a same conduction type as the impurity diffusion layers. The gate electrodes are made of metal including aluminum, and each is formed in an overhang shape. The semiconductor device can provide an LDMOS transistor enhanced in maximum transmission frequency and power gain and capable of a high-frequency operation with high efficiency as a basic element of a high-frequency power amplifier.
    Type: Grant
    Filed: July 29, 2004
    Date of Patent: March 25, 2008
    Assignee: Fujitsu Limited
    Inventors: Tsunenori Yamauchi, Shunji Nakamura
  • Patent number: 7345340
    Abstract: A semiconductor integrated circuit that has a quick response to changes in source/drain electrode voltage having an LDMOS transistor. The transistor has a second conduction type first well region formed in a first conduction type semiconductor substrate; a first conduction type second well region formed in the first well region; a second conduction type third well region formed in the second well region; a drain region formed in the second well region; a source region formed in the third well region; a gate electrode formed through a gate insulating film over the third well region between the drain region and the source region; and an insulating layer formed between the gate electrode and the drain region. Parasitic capacitances between the semiconductor substrate and the source region and those between the substrate and the drain region are respectively in series.
    Type: Grant
    Filed: October 20, 2005
    Date of Patent: March 18, 2008
    Assignee: Renesas Technology Corp.
    Inventors: Mitsuharu Hitani, Toshio Nagasawa, Akihiro Tamura
  • Patent number: 7309909
    Abstract: A semiconductor device has a leadframe with a structure made of a base metal (105), wherein the structure consists of a chip mount pad (402) and a plurality of lead segments (403). Covering the base metal are, consecutively, a nickel layer (301) on the base metal, and a continuous layer of noble metal, which consists of a gold layer (201) on the nickel layer, and an outermost palladium layer (202) on the gold layer. A semiconductor chip (410) is attached to the chip mount pad and conductive connections (412) span from the chip to the lead segments. Polymeric encapsulation compound (420) covers the chip, the connections, and portions of the lead segments. In QFN devices with straight sides (501), the compound forms a surface (421) coplanar with the outermost palladium layer (202) on the un-encapsulated leadframe surfaces.
    Type: Grant
    Filed: November 14, 2005
    Date of Patent: December 18, 2007
    Assignee: Texas Instruments Incorporated
    Inventor: Donald C. Abbott
  • Patent number: 7301202
    Abstract: A semiconductor substrate of a first conduction type is provided for serving as a common drain to a plurality of power MISFET cells. A middle semiconductor layer is formed on the semiconductor substrate and has a lower impurity concentration than that of the semiconductor substrate. Pillar regions are formed on the middle semiconductor layer and include semiconductor regions of the first conduction type having a lower impurity concentration than that of the middle semiconductor layer.
    Type: Grant
    Filed: June 14, 2005
    Date of Patent: November 27, 2007
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Shigeo Kouzuki, Hideki Okumura, Wataru Saito, Masaru Izumisawa, Masahiko Shiomi, Hitoshi Kobayashi, Kenichi Tokano, Satoshi Yanagisawa, Hironori Yoshioka, Manabu Kimura
  • Patent number: 7285822
    Abstract: A semiconductor device comprises a drain, a body disposed over the drain, having a body top surface, a source embedded in the body, extending downward from the body top surface into the body, a gate trench extending through the source and the body into the drain, a gate disposed in the gate trench, a source body contact trench having a trench wall and an anti-punch through implant that is disposed along the trench wall. A method of fabricating a semiconductor device comprises forming a hard mask on a substrate having a top substrate surface, forming a gate trench in the substrate, through the hard mask, depositing gate material in the gate trench, removing the hard mask to leave a gate structure, forming a source body contact trench having a trench wall and forming an anti-punch through implant.
    Type: Grant
    Filed: February 11, 2005
    Date of Patent: October 23, 2007
    Assignee: Alpha & Omega Semiconductor, Inc.
    Inventors: Anup Bhalla, Sik Lui, Tiesheng Li
  • Publication number: 20070210378
    Abstract: A semiconductor device 10 includes a silicon substrate 20 having a first interconnection layer 24, a second interconnection layer 26, and grooves 22 provided at the second main surface 20b. Mounted on the substrate 20 are one or more semiconductor chips 30 having chip external terminals 32 electrically connected to the first interconnection layer; and one or more peripheral chips 40 electrically connected to the fist interconnection layer on the silicon substrate. By the provision of the grooves 22, the heart radiating property is improved.
    Type: Application
    Filed: February 5, 2007
    Publication date: September 13, 2007
    Applicant: OKI ELECTRIC INDUSTRY CO., LTD.
    Inventor: Yasushi Shiraishi
  • Patent number: 7250655
    Abstract: A MOS transistor having a T-shaped gate electrode and a method for fabricating the same are provided, wherein the MOS transistor includes a T-shaped gate electrode on a semiconductor substrate; an L-shaped lower spacer disposed at both sides of the gate electrode to cover a top surface of the semiconductor substrate; and low-, mid-, and high-concentration impurity regions formed in the semiconductor substrate of both sides of the gate electrode. The high-concentration impurity region is disposed in the semiconductor substrate next to the lower spacer and the mid-concentration impurity region is disposed between the high- and low-concentration impurity regions. A MOS transistor according to the present invention provides a decrease in a capacitance, a decrease in a channel length, and an increase in a cross-sectional area of the gate electrode. At the same time, the mid-concentration impurity region provides a decrease in a source/drain resistance Rsd.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: July 31, 2007
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Geum-Jong Bae, Nae-In Lee, Hwa-Sung Rhee, Sang-Su Kim, Jung-II Lee
  • Patent number: 7230299
    Abstract: In one embodiment, a power switch device (33) includes a first MOSFET device 41 and a second MOSFET device (42). A split gate structure (84) including a first gate electrode (48,87) controls the first MOSFET device (41). A second gate electrode (49,92) controls the second MOSFET device (42). A current limit device (38) is coupled to the first gate electrode (48,97) to turn on the first MOSFET device during a current limit mode. A comparator device (36) is coupled to the second gate electrode (49,92) to turn on the second MOSFET device (42) when the power switch device (33) is no longer in current limit mode.
    Type: Grant
    Filed: April 14, 2005
    Date of Patent: June 12, 2007
    Assignee: Semiconductor Components Industries, L.L.C.
    Inventors: Stephen P. Robb, David K. Briggs
  • Patent number: 7202529
    Abstract: A field effect transistor includes a substrate having a doping of a first conductivity type, a drain area in the substrate having a doping of a second conductivity type oppposite the first conductivity type, a source area in the substrate being laterally spaced from the drain area and having a doping of the second conductivity type, and a channel area in the substrate that is arranged between the source area and the drain area. In a portion of the substrate bordering the drain area, an area having a doping of the second conductivity type, which is connected to the drain area, is arranged such that in the portion alternating regions having the first conductivity type and having the second conductivity type are arranged.
    Type: Grant
    Filed: March 11, 2004
    Date of Patent: April 10, 2007
    Assignee: Infineon Technologies AG
    Inventors: Ulrich Krumbein, Hans Taddiken
  • Patent number: 7176523
    Abstract: In a high frequency amplifying MOSFET having a drain offset region, the size is reduced and the on-resistance is decreased by providing conductor plugs 13 (P1) for leading out electrodes on a source region 10, a drain region 9 and leach-through layers 3 (4), to which a first layer wirings 11a, 11d (M1) are connected and, further, backing second layer wirings 12a to 12d are connected on the conductor plugs 13 (P1) to the first layer wirings 11s, 11d (M1).
    Type: Grant
    Filed: August 19, 2004
    Date of Patent: February 13, 2007
    Assignee: Renesas Technology Corp.
    Inventors: Yutaka Hoshino, Shuji Ikeda, Isao Yoshida, Shiro Kamohara, Megumi Kawakami, Tomoyuki Miyake, Masatoshi Morikawa
  • Patent number: 7122859
    Abstract: In a semiconductor device in which a switching element for allowing a current to flow to a load and a circuit for driving the switching element are formed on a common substrate, the switching element is formed of a DMOS transistor, and the circuit for driving the switching element includes an MOS transistor having a characteristic different from that of the DMOS transistor.
    Type: Grant
    Filed: August 19, 2004
    Date of Patent: October 17, 2006
    Assignee: Canon Kabushiki Kaisha
    Inventor: Mineo Shimotsusa
  • Patent number: 7109531
    Abstract: A high frequency switch, has a transmitting terminal, a receiving terminal, an antenna terminal, a first diode having an anode electrically connected to the transmitting terminal and a cathode electrically connected to the antenna terminal, a second diode having an anode connected through a transmission line of ¼ wavelength to the antenna terminal which is electrically connected to the receiving terminal, and having the side of a cathode grounded, and a control terminal provided to a node between the transmitting terminal and the first anode. The first and second diodes have a tradeoff relationship between ON resistance thereof and capacitance between the anode and the cathode, and the ON resistance of the first diode is lower than the ON resistance of the second diode, and the capacitance of the second diode in the OFF state is smaller than the capacitance of the first diode in the OFF state.
    Type: Grant
    Filed: October 28, 2004
    Date of Patent: September 19, 2006
    Assignee: Matsushita Electric Industrial Co., Ltd.
    Inventors: Shoichi Kitazawa, Masaharu Tanaka, Toshio Ishizaki, Toru Yamada
  • Patent number: 7087959
    Abstract: An MOS device includes a semiconductor layer formed on a substrate, the substrate defining a horizontal plane and a vertical direction normal to the horizontal plane. First and second source/drain regions are formed in the semiconductor layer proximate an upper surface of the semiconductor layer, the first and second source/drain regions being spaced apart relative to one another. A gate is formed proximate the upper surface of the semiconductor layer and disposed at least partially between the first and second source/drain regions. A first dielectric region is formed in the MOS device, the first dielectric region defining a trench extending downward from the upper surface of the semiconductor layer to a first distance into the semiconductor layer, the first dielectric region being formed between the first and second source/drain regions.
    Type: Grant
    Filed: August 18, 2004
    Date of Patent: August 8, 2006
    Assignee: Agere Systems Inc.
    Inventors: Muhammed Ayman Shibib, Shuming Xu
  • Patent number: 7087958
    Abstract: In one embodiment of the invention, a semiconductor device set includes at least one trench-typed MOSFET and a trench-typed termination structure. The trench-typed MOSFET has a trench profile and includes a gate oxide layer in the trench profile, and a polysilicon layer on the gate oxide layer. The trench-typed termination structure has a trench profile and includes an oxide layer in the trench profile. A termination polysilicon layer with discrete features separates the termination polysilicon layer. An isolation layer covers the termination polysilicon layer and filling the discrete features. The trench-typed MOSFET and the trench-typed termination structure may be formed on a DMOS device including an N+ silicon substrate, an N epitaxial layer on the N+ silicon substrate, and a P epitaxial layer on the N epitaxial layer. The trench profiles of the trench-typed MOSFET and of the trench-typed termination structure may penetrate through the P epitaxial layer into the N epitaxial layer.
    Type: Grant
    Filed: February 3, 2004
    Date of Patent: August 8, 2006
    Assignee: Mosel Vitelic, Inc.
    Inventors: Chiao-Shun Chuang, Chien-Ping Chang, Mao-Song Tseng, Hsing-Huang Hsieh
  • Patent number: 7067877
    Abstract: A MIS-type semiconductor device has reduced ON-resistance by securing an overlapping area between the gate electrode and the drift region, and has low switching losses by reducing the feedback capacitance. The MIS-type semiconductor device includes a p-type base region, an n-type drift region, a p+-type stopper region in the base region, a gate insulation film on the base region, a gate electrode on the gate insulation film, an oxide film on the drift region, a field plate on the oxide film, and a source electrode. The position (P) of the impurity concentration peak in base region is located more closely to the drift region. The oxide film is thinner on the side of the gate electrode. The field plate is connected electrically to the source electrode, the spacing (dg) between the gate insulation film and the stopper region is 2.5 ?m or narrower, and the minimum spacing (x) between the drain region and the stopper region is 5.6 ?m or narrower.
    Type: Grant
    Filed: February 18, 2004
    Date of Patent: June 27, 2006
    Assignee: Fuji Electric Device Technology Co., Ltd.
    Inventor: Tatsuji Nagaoka
  • Patent number: 7009263
    Abstract: A field-effect transistor includes a semiconductor substrate, a source region formed in the semiconductor substrate, a drain region formed in the semiconductor substrate, a channel region formed in the semiconductor substrate, wherein the source region is connected to a source terminal electrode and the drain region is connected to a drain terminal electrode, wherein the channel region comprises a first narrow width channel region and a second narrow width channel region connected in parallel regarding the source terminal electrode and the drain terminal electrode, and wherein the first narrow width channel region and/or the second narrow width channel region comprise lateral edges narrowing the width of the narrow width channel region is such a way that a channel formation in the narrow width channel region is influenced by a mutually influencing effect of the lateral edges, and a gate electrode arranged above the first and second narrow width channel regions.
    Type: Grant
    Filed: April 23, 2004
    Date of Patent: March 7, 2006
    Assignee: Infineon Technologies AG
    Inventors: Gerhard Enders, Bjoern Fischer, Helmut Schneider, Peter Voigt
  • Patent number: 6998672
    Abstract: A memory cell having a source region, a drain region, a source-end control gate, a drain-end control gate, an injection gate arranged between the source-end control gate and the drain-end control gate, a source-end storage element arranged in the source-end control gate, and a drain-end storage element arranged in the drain-end control gate. To program the memory cell, a low electrical voltage is applied to the injection gate, and a high electrical voltage is applied to the control gates.
    Type: Grant
    Filed: February 6, 2004
    Date of Patent: February 14, 2006
    Assignee: Infineon Technologies AG
    Inventors: Franz Hofmann, Josef Willer
  • Patent number: 6992353
    Abstract: A self-aligned source structure is disclosed by the present invention, in which a p-body diffusion region is formed in an n? epitaxial silicon layer on an n+ silicon substrate through a patterned window; a p+ diffusion region is formed within the p-body diffusion region through a first self-aligned implantation window surrounded by a first sidewall dielectric spacer being formed over and on a silicon nitride layer; an n+ source diffusion ring is formed in a surface portion of the p-body diffusion region and on an extended portion of the p+ diffusion region through a second self-aligned implantation window formed between the silicon nitride layer and a masking layer surrounded by the first sidewall dielectric spacer; and a self-aligned source contact window is formed on the n+ source diffusion ring surrounded by a second sidewall dielectric spacer and on the p+ diffusion region surrounded by the n+ source diffusion ring.
    Type: Grant
    Filed: November 1, 2004
    Date of Patent: January 31, 2006
    Assignee: Silicon-Based Technology Corp.
    Inventor: Ching-Yuan Wu
  • Patent number: 6989567
    Abstract: A semiconductor transistor structure includes a substrate having an epitaxial layer, a source region extending from the surface of the epitaxial layer, a drain region within the epitaxial layer, a channel located between the drain and source regions, and a gate arranged above the channel. The drain region includes a first region for establishing a contact with an electrode, a second region being less doped than the first region being buried within the epitaxial layer and extending from the first region horizontally in direction towards the gate, a third region less doped than the second region and extending vertically from the surface of the epitaxial layer and horizontally from the second region until under the gate, a top layer extending from the surface of the epitaxial layer to the second region, and a bottom layer extending from the second region into the epitaxial layer.
    Type: Grant
    Filed: October 3, 2003
    Date of Patent: January 24, 2006
    Assignee: Infineon Technologies North America Corp.
    Inventors: Olof Tornblad, Gordon Ma
  • Patent number: 6979864
    Abstract: An LDMOS transistor and a bipolar transistor with LDMOS structures are disclosed for suitable use in high withstand voltage device applications, among others. The LDMOS transistor includes a drain well region 21 formed in P-type substrate 1, and also formed therein spatially separated one another are a channel well region 23 and a medium concentration drain region 24 having an impurity concentration larger than that of drain well region 21, which are simultaneously formed having a large diffusion depth through thermal processing. A source 11s is formed in channel well region 23, while a drain 11d is formed in drain region 24 having an impurity concentration larger than that of drain region 24. In addition, a gate electrode 11g is formed over the well region, overlying the partially overlapped portions with well region 23 and drain region 24 and being separated from drain 11d.
    Type: Grant
    Filed: April 27, 2005
    Date of Patent: December 27, 2005
    Assignee: Ricoh Company, Ltd.
    Inventors: Takaaki Negoro, Keiji Fujimoto
  • Patent number: 6952039
    Abstract: In a self protection I/O, a multiple gate NMOS structure is designed to shift the avalanche multiplication region away from the edge of the gate nearest the drain. This is achieved by providing a lightly doped region between the edge of the gate and the ballast region of the drain.
    Type: Grant
    Filed: September 4, 2003
    Date of Patent: October 4, 2005
    Assignee: National Semiconductor Corporation
    Inventors: Vladislav Vashchenko, Ann Concannon, Peter J. Hopper, Marcel ter Beek
  • Patent number: 6949432
    Abstract: A trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface and methods of making the same.
    Type: Grant
    Filed: November 1, 2004
    Date of Patent: September 27, 2005
    Assignee: General Semiconductor, Inc.
    Inventor: Richard A. Blanchard
  • Patent number: 6930361
    Abstract: In a semiconductor device, source/drain layers have a low resistivity region and an extension region extending from the low resistivity region toward the channel region. The extension regions are lower in impurity concentration and shallower in depth than the low resistivity regions. The device also has a first impurity-doped layer formed in the channel region between the source/drain layers, a second impurity-doped layer formed under the first impurity-doped layer, and a third impurity-doped layer formed under the second impurity-doped layer. The first impurity-doped layer is equal or less injunction depth than the extension regions. The second impurity doped layer has impurity concentration and thickness to be fully depleted due to a built-in potential as created between the first and third impurity-doped layers.
    Type: Grant
    Filed: January 11, 2002
    Date of Patent: August 16, 2005
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Satoshi Inaba
  • Patent number: 6930352
    Abstract: An insulated gate semiconductor device includes a control electrode having a trench type structure formed on the surface of a first semiconductor layer of a first conductivity type via a gate insulation film and disposed in a lattice shape, the control electrode having a plurality of first control electrode sections and a plurality of second control electrode sections which intersect with the plurality of first control electrode sections, respectively, and a plurality of fifth semiconductor layers of a second conductivity type which are provided on an interface of the first semiconductor layer in contact with the plurality of second control electrode sections, and connected to at least one of a plurality of second semiconductor layers of the second conductivity type, the fifth semiconductor layers having impurity concentration lower than that of the plurality of second semiconductor layers.
    Type: Grant
    Filed: June 18, 2003
    Date of Patent: August 16, 2005
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Wataru Saito, Ichiro Omura, Satoshi Aida
  • Patent number: 6927110
    Abstract: A method is provided for manufacturing a semiconductor device with a highly controlled impurity layer without influence from the heat treatment involved in epitaxial growth. The method comprises: forming a dummy gate layer above a semiconductor substrate; forming a spacer layer closely adjacent to each side of the dummy gate layer; selectively forming a silicon layer by epitaxial growth above the semiconductor substrate; forming a gate electrode after removing the dummy gate layer; forming a source/drain region by introducing an impurity into the semiconductor substrate through the silicon layer; and changing the silicon layer into silicide.
    Type: Grant
    Filed: September 30, 2003
    Date of Patent: August 9, 2005
    Assignee: Seiko Epson Corporation
    Inventor: Kei Kanemoto
  • Patent number: 6924531
    Abstract: A method of forming a LDMOS semiconductor device and structure for same. A preferred embodiment comprises forming a first guard ring around and proximate the drain of a LDMOS device, and forming a second guard ring around the first guard ring. The first guard ring comprises a P+ base guard ring, and the second guard ring comprises an N+ collector guard ring formed in a deep N-well, in one embodiment. The first guard ring and second guard ring prevent leakage current from flowing from the drain of the LDMOS device to the substrate.
    Type: Grant
    Filed: October 1, 2003
    Date of Patent: August 2, 2005
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Fu-Hsin Chen, Ruey-Hsin Liu
  • Patent number: 6917085
    Abstract: The present invention provides a semiconductor transistor using an L-shaped spacer. The semiconductor transistor includes a gate pattern formed on a semiconductor substrate and an L-shaped third spacer formed beside the gate pattern and having a horizontal protruding portion. An L-shaped fourth spacer is formed between the third spacer and the gate pattern, and between the third spacer and the substrate. A high-concentration junction area is positioned in the substrate beyond the third spacer, and a low-concentration junction area is positioned under the horizontal protruding portion of the third spacer. A medium-concentration junction area is positioned between the high- and low-concentration junction areas.
    Type: Grant
    Filed: December 8, 2003
    Date of Patent: July 12, 2005
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Geum-Jong Bae, Nae-In Lee, Hwa-Sung Rhee, Young-Gun Ko, Tae-Hee Choe, Sang-Su Kim
  • Patent number: 6911694
    Abstract: An LDMOS transistor and a bipolar transistor with LDMOS structures are disclosed for suitable use in high withstand voltage device applications, among others. The LDMOS transistor includes a drain well region 21 formed in P-type substrate 1, and also formed therein spatially separated one another are a channel well region 23 and a medium concentration drain region 24 having an impurity concentration larger than that of drain well region 21, which are simultaneously formed having a large diffusion depth through thermal processing. A source 11s is formed in channel well region 23, while a drain 11d is formed in drain region 24 having an impurity concentration larger than that of drain region 24. In addition, a gate electrode 11g is formed over the well region, overlying the partially overlapped portions with well region 23 and drain region 24 and being separated from drain 11d.
    Type: Grant
    Filed: June 26, 2002
    Date of Patent: June 28, 2005
    Assignee: Ricoh Company, Ltd.
    Inventors: Takaaki Negoro, Keiji Fujimoto
  • Patent number: 6911696
    Abstract: A lateral double-diffused MOS transistor (LDMOS) has a body zone and additional body regions assigned to the body zone, thereby producing a “deep body.” The deep body results in a quasi one-dimensional course of the potential lines, with the result that the dielectric strength is increased. The self-alignment between gate and channel is preserved, and parameter fluctuations are reduced.
    Type: Grant
    Filed: November 26, 2003
    Date of Patent: June 28, 2005
    Assignee: Infineon Technologies AG
    Inventor: Marie Denison
  • Patent number: 6894319
    Abstract: A MOS semiconductor device includes n?-type surface regions, which are extended portions of an n?-type drift layer 12 extended to the surface of the semiconductor chip. Each n?-type surface region 14 is shaped with a stripe surrounded by a p-type well region. The surface area ratio between n?-type surface regions 14 and p-type well region 13 including an n+-type region 15 is from 0.01 to 0.2. The MOS semiconductor device further includes, in the breakdown withstanding region thereof, a plurality of guard rings, the number of which is equal to or more than the number n calculated from the following equation n=(Breakdown voltage Vbr (V))/100, and the spacing between the adjacent guard rings is set at 1 ?m or less.
    Type: Grant
    Filed: October 31, 2001
    Date of Patent: May 17, 2005
    Assignee: Fuji Electric Co., Ltd.
    Inventors: Takashi Kobayashi, Tatsuhiko Fujihira, Hitoshi Abe, Yasushi Niimura, Masanori Inoue
  • Patent number: 6894345
    Abstract: A P channel vertical conduction Rad Hard MOSFET has a plurality of closely spaced base strips which have respective sources to form invertible surface channels with the opposite sides of each of the stripes. A non-DMOS late gate oxide and overlying conductive polysilicon gate are formed after the source and base regions have been diffused. The base stripes are spaced by about 0.6 microns, and the polysilicon gate stripes are about 3.2 microns wide. A P type enhancement region is implanted through spaced narrow windows early in the process and are located in the JFET common conduction region which is later formed by and between the spaced base stripes. The device is a high voltage (greater than 25 volts) P channel device with very low gate capacitance and very low on resistance.
    Type: Grant
    Filed: July 23, 2002
    Date of Patent: May 17, 2005
    Assignee: International Rectifier Corporation
    Inventor: Milton J. Boden, Jr.
  • Patent number: 6888191
    Abstract: A semiconductor device comprises: a semiconductor substrate of a first conductivity type; a first electrode provided on the semiconductor substrate with the intervention of a gate insulation film; a second electrode provided at least on the first electrode with the intervention of an intermediate insulation film; and a pair of impurity regions of a second conductivity type provided in a spaced relation in the semiconductor substrate, at least one of the impurity regions comprising a low concentration impurity region, an intermediate concentration impurity region and a high concentration impurity region sequentially arranged in this order from a region located underneath the first electrode.
    Type: Grant
    Filed: September 24, 2001
    Date of Patent: May 3, 2005
    Assignee: Sharp Kabushiki Kaisha
    Inventor: Hitoshi Aoki
  • Patent number: 6870218
    Abstract: A semiconductor integrated circuit including an LDMOS device structure includes a semiconductor layer with a pair of spaced-apart field effect gate structures over an upper surface of the semiconductor layer. First and second spaced-apart source regions of a first conductivity type are formed in a portion of the layer between the pair of gate structures with a first region of a second conductivity type formed there between. A lightly doped body region of a second conductivity type is formed in the semiconductor layer, extending from below the source regions to below the gate structures and extending a variable depth into the semiconductor layer. This body region is characterized by an inflection in depth in that portion of the body region extending below the first region.
    Type: Grant
    Filed: December 10, 2002
    Date of Patent: March 22, 2005
    Assignee: Fairchild Semiconductor Corporation
    Inventor: Jun Cai
  • Patent number: 6864533
    Abstract: A semiconductor substrate includes a first principal plane and a second principal plane opposite this first principal plane. A first semiconductor region is formed on the first principal plane of the semiconductor substrate. Second and third semiconductor regions are formed separately from each other on the first semiconductor region. A gate electrode is formed, via a gate insulator, on the first semiconductor region between the second semiconductor region and the third semiconductor region. An electric conductor is formed up to the semiconductor substrate from the second semiconductor region and electrically connects the second semiconductor region with the semiconductor substrate. A first main electrode is formed on the second principal plane of the semiconductor substrate and is electrically connected to the semiconductor substrate. A second main electrode is formed on the first semiconductor region via insulators and is electrically connected to the third semiconductor region.
    Type: Grant
    Filed: September 12, 2001
    Date of Patent: March 8, 2005
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Norio Yasuhara, Akio Nakagawa, Yusuke Kawaguchi, Kazutoshi Nakamura
  • Patent number: 6853032
    Abstract: A process of forming a nitride film on a semiconductor substrate including exposing a surface of the substrate to a rapid thermal process to form the nitride film.
    Type: Grant
    Filed: December 8, 2003
    Date of Patent: February 8, 2005
    Assignee: International Business Machines Corporation
    Inventors: Arne W. Ballantine, Donna K. Johnson, Glen L. Miles
  • Patent number: 6844586
    Abstract: In a nonvolatile memory, one or more peripheral transistor gates are formed from the same layer (140) as the select gate. The gate dielectric (130) for these peripheral transistors and the gate dielectric (130) for the select gates are formed simultaneously. In a nonvolatile memory, the gate dielectric (130) for the peripheral transistors and the gate dielectric (130) for the select gates (140) have the same thickness. Portions of the control gates (170) overlie the select gates.
    Type: Grant
    Filed: March 17, 2004
    Date of Patent: January 18, 2005
    Assignee: ProMOS Technologies, Inc.
    Inventor: Yi Ding
  • Patent number: 6838321
    Abstract: An N?-type silicon substrate (1) has a bottom surface and an upper surface which are opposed to each other. In the bottom surface of the N?-type silicon substrate (1), a P-type impurity diffusion layer (3) of high concentration is entirely formed by diffusing a P-type impurity. In the upper surface of the N?-type silicon substrate (1), a P-type isolation region (2) is partially formed by diffusing a P-type impurity. The P-type isolation region (2) has a bottom surface reaching an upper surface of the P-type impurity diffusion layer (3). As viewed from the upper surface side of the N?-type silicon substrate (1), the P-type isolation region (2) is formed, surrounding an N? region (1a) which is part of the N?-type silicon substrate (1). The N? region (1a) surrounded by the P-type isolation region (2) is defined as an element formation region of the N?-type silicon substrate (1).
    Type: Grant
    Filed: September 26, 2003
    Date of Patent: January 4, 2005
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Mitsuru Kaneda, Hideki Takahashi
  • Patent number: 6835968
    Abstract: A high frequency switch, has a transmitting terminal; a receiving terminal; an antenna terminal; a first diode having an anode electrically connected to the transmitting terminal and a cathode electrically connected to the antenna terminal; a second diode having an anode connected through a transmission line of ¼ wavelength to the antenna terminal which is electrically connected to the receiving terminal, and having the side of a cathode grounded; and a control terminal provided to a node between the transmitting terminal and the first anode, wherein the first and second diodes have a tradeoff relationship between ON resistance thereof and capacitance between the anode and the cathode, and the ON resistance of the first diode is lower than the ON resistance of the second diode, and the capacitance of the second diode in the OFF state is smaller than the capacitance of the first diode in the OFF state.
    Type: Grant
    Filed: March 5, 2003
    Date of Patent: December 28, 2004
    Assignee: Matsushita Electric Industrial Co., Ltd.
    Inventors: Shoichi Kitazawa, Masaharu Tanaka, Toshio Ishizaki, Toru Yamada
  • Patent number: 6833585
    Abstract: A high voltage lateral Double diffused Metal Oxide Semiconductor (DMOS) transistor includes a plurality of well regions of a first conductivity type formed to be spaced out within a well region of a second conductivity type between a channel region of the first conductivity type and a drain region of the second conductivity type. Most current is carried through some portions of the well region of the second conductivity type in which the well regions of the first conductivity do not appear so that the current carrying performance of the device is improved. When a bias voltage is applied to the drain region, the well region of the second conductivity type is completely depleted at other portions where the well region of the second conductivity type and the well regions of the first conductivity type alternately appear so that the breakdown voltage of the device can be increased.
    Type: Grant
    Filed: April 10, 2002
    Date of Patent: December 21, 2004
    Assignee: Fairchild Korea Semiconductor
    Inventors: Min-hwan Kim, Chang-ki Jeon, Young-suk Choi
  • Publication number: 20040251496
    Abstract: A zero threshold voltage (ZVt) pFET (104) and a method of making the same. The ZVt pFET is made by implanting a p-type substrate (112) with a retrograde n-well (116) so that a pocket (136) of the p-type substrate material remains adjacent the surface of the substrate. This is accomplished using an n-well mask (168) having a pocket-masking region (184) in the aperture (180) corresponding to the ZVt pFET. The n-well may be formed by first creating a ring-shaped precursor n-well (116′) and then annealing the substrate so as to cause the regions of the lower portion (140′) of the precursor n-well to merge with one another to isolate the pocket of p-type substrate material. After the n-well and isolated pocket of p-type substrate material have been formed, remaining structures of the ZVt pFET may be formed, such as a gate insulator (128), gate (132), source (120), and drain (124).
    Type: Application
    Filed: June 11, 2003
    Publication date: December 16, 2004
    Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Jeffrey S. Brown, Chung H. Lam, Randy W. Mann, Jeffrey H. Oppold
  • Patent number: 6825530
    Abstract: A zero threshold voltage (ZVt) pFET (104) and a method of making the same. The ZVt pFET is made by implanting a p-type substrate (112) with a retrograde n-well (116) so that a pocket (136) of the p-type substrate material remains adjacent the surface of the substrate. This is accomplished using an n-well mask (168) having a pocket-masking region (184) in the aperture (180) corresponding to the ZVt pFET. The n-well may be formed by first creating a ring-shaped precursor n-well (116′) and then annealing the substrate so as to cause the regions of the lower portion (140′) of the precursor n-well to merge with one another to isolate the pocket of p-type substrate material. After the n-well and isolated pocket of p-type substrate material have been formed, remaining structures of the ZVt pFET may be formed, such as a gate insulator (128), gate (132), source (120), and drain (124).
    Type: Grant
    Filed: June 11, 2003
    Date of Patent: November 30, 2004
    Assignee: International Business Machines Corporation
    Inventors: Jeffrey S. Brown, Chung H. Lam, Randy W. Mann, Jeffery H Oppold
  • Patent number: 6822290
    Abstract: A method and system for providing a power enhanced lateral DMOS device is disclosed. The method system comprise providing a semiconductor substrate with a plurality of source/body structures thereon. The method and system further comprise providing a slot in the semiconductor substrate between the plurality of source/body structures to provide a truncated source; and providing a metal within the slot to provide a ground strap device.
    Type: Grant
    Filed: January 22, 2004
    Date of Patent: November 23, 2004
    Assignee: Micrel, Inc.
    Inventor: John Durbin Husher
  • Patent number: 6812523
    Abstract: Vacancies and dopant ions are introduced near the surface of a semiconductor wafer. The dopant ions which diffuse by an interstitialcy mechanism have diffusivity greatly reduced, which leads to a very low resistivity doped region and a very shallow junction.
    Type: Grant
    Filed: September 9, 2002
    Date of Patent: November 2, 2004
    Inventors: Wei-Kan Chu, Lin Shao, Xinming Lu, Jiarui Liu, Xuemei Wang
  • Patent number: 6812526
    Abstract: A trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface and methods of making the same.
    Type: Grant
    Filed: May 13, 2002
    Date of Patent: November 2, 2004
    Assignee: General Semiconductor, Inc.
    Inventor: Richard A. Blanchard
  • Patent number: 6806533
    Abstract: A semiconductor component has a cell array formed in a semiconductor body with a number of identical transistor cells and at least one edge cell formed at an edge of the cell array. Each of the transistor cells has a control electrode, which is formed in a trench, and the edge cell has a field plate, which is formed in a trench, with a distance between the trench of the edge cell and the trench of the immediately adjacent transistor cell being less than the distance between a trench of a transistor cell and the trench of an immediately adjacent transistor cell in the cell array.
    Type: Grant
    Filed: March 28, 2003
    Date of Patent: October 19, 2004
    Assignee: Infineon Technologies AG
    Inventors: Ralf Henninger, Franz Hirler, Joachim Krumrey, Markus Zundel, Walter Rieger, Martin Pölzl
  • Patent number: 6803634
    Abstract: In the manufacturing process of a Bi-CMOS semiconductor device, which includes a CMOSFET and a bipolar transistor, the steps for forming a well region, source regions, and drain regions of the CMOSFET are also used for forming the bipolar transistor. One of the steps is used for introducing impurities of the same conductivity type in a surface of a base region of the bipolar transistor in order to form a high impurity concentration region in the surface. The high impurity concentration region is formed such that the distance between an emitter region of the bipolar transistor and the high impurity concentration region becomes 1 to 2 &mgr;m. The shift in device characteristics of the bipolar transistor is improved by the high impurity concentration region even if the impurity concentration is relatively low at the surface of the base region of the bipolar transistor.
    Type: Grant
    Filed: November 7, 2002
    Date of Patent: October 12, 2004
    Assignee: Denso Corporation
    Inventors: Takuya Okuno, Shoji Mizuno, Toshitaka Kanemaru
  • Patent number: 6784500
    Abstract: A circuit including at least one low voltage input, at least one high voltage output, and a field transistor having a source, a drain and a control region. The circuit may comprise a high-voltage amplifier. In this embodiment, an electrical connection between the high-voltage output terminal and the field transistor control region, and an electrical connection between the input terminal and a second transistor. Various embodiments of the field transistor are described.
    Type: Grant
    Filed: August 31, 2001
    Date of Patent: August 31, 2004
    Assignee: Analog Devices, Inc.
    Inventor: Mark Alan Lemkin
  • Patent number: 6781202
    Abstract: A higher-performance short channel MOS transistor with enhanced resistance to soft errors caused by exposure to high-energy rays is realized. At the time of forming a deep source/drain diffusion layer region at high density, an intermediate region of a density higher than that of impurity of a semiconductor substrate is formed between the source/drain diffusion layer and the semiconductor substrate of a conduction type opposite to that of the source/drain diffusion layer. The intermediate region is formed with a diffusion window for forming the source/drain, an intermediate layer of uniform concentration and uniform width can be realized at low cost.
    Type: Grant
    Filed: November 26, 2002
    Date of Patent: August 24, 2004
    Assignee: Hitachi, Ltd.
    Inventors: Ken Yamaguchi, Yoshiaki Takemura, Kenichi Osada, Masatada Horiuchi, Takashi Uchino