Plural Sections Connected In Parallel (e.g., Power Mosfet) Patents (Class 257/341)
-
Patent number: 9647078Abstract: A semiconductor power device supported on a semiconductor substrate that includes a plurality of transistor cells, each cell has a source and a drain region disposed on opposite sides of a gate region in the semiconductor substrate. A gate electrode is formed as an electrode layer on top of the gate region for controlling an electric current transmitted between the source and the drain regions. The gate electrode layer disposed on top of the semiconductor substrate is patterned into a wave-like shaped stripes for substantially increasing an electric current conduction area between the source and drain regions across the gate.Type: GrantFiled: August 28, 2015Date of Patent: May 9, 2017Assignee: Alpha and Omega Semiconductor IncorporatedInventor: Shekar Mallikararjunaswamy
-
Patent number: 9627284Abstract: A semiconductor device includes: a resin case that houses a semiconductor element; a parallel plate that is disposed inside the resin case while being connected with the semiconductor element, the parallel plate including two flat plates parallel to each other with an insulating material therebetween; and two electrodes that are each led out from an upper end of the parallel plate and are disposed on an upper surface of the resin case at a predetermined interval. Upper end portions of the two flat plates of the parallel plate between two electrode lead-out portions are bent toward the outside being a direction in which the upper end portions of the two flat plates become more distant from each other, the two electrodes being led out from the corresponding two electrode lead-out portions.Type: GrantFiled: October 29, 2015Date of Patent: April 18, 2017Assignee: Mitsubishi Electric CorporationInventors: Hideki Tsukamoto, Mituharu Tabata
-
Patent number: 9627383Abstract: A semiconductor device includes a first MOS transistor and a second MOS transistor of a second conductivity type. The first MOS transistor includes a first main electrode connected to a first potential and a second main electrode connected to a second potential. The second MOS transistor includes a first main electrode connected to a control electrode of the first MOS transistor and a second main electrode connected to the second potential. The control electrodes of the first and second MOS transistors are connected in common. The first and second MOS transistors are formed on a common wide bandgap semiconductor substrate. In the first MOS transistor, a main current flows in a direction perpendicular to a main surface of the wide bandgap semiconductor substrate. In the second MOS transistor, a main current flows in a direction parallel to the main surface of the wide bandgap semiconductor substrate.Type: GrantFiled: September 17, 2013Date of Patent: April 18, 2017Assignee: Mitsubishi Electric CorporationInventors: Naoto Kaguchi, Eisuke Suekawa, Masaaki Ikegami
-
Patent number: 9620614Abstract: This invention discloses a semiconductor power device formed in a semiconductor substrate includes rows of multiple horizontal columns of thin layers of alternate conductivity types in a drift region of the semiconductor substrate where each of the thin layers having a thickness to enable a punch through the thin layers when the semiconductor power device is turned on. In a specific embodiment the thickness of the thin layers satisfying charge balance equation q*ND*WN=q*NA*WP and a punch through condition of WP<2*WD*[ND/(NA+ND)] where ND and WN represent the doping concentration and the thickness of the N type layers 160, while NA and WP represent the doping concentration and thickness of the P type layers; WD represents the depletion width; and q represents an electron charge, which cancel out. This device allows for a near ideal rectangular electric field profile at breakdown voltage with sawtooth like ridges.Type: GrantFiled: September 25, 2013Date of Patent: April 11, 2017Assignee: Alpha and Omega Semiconductor IncorporatedInventor: Madhur Bobde
-
Patent number: 9620424Abstract: Improved linearity performance for radio-frequency (RF) switches. In some embodiments, a switching device can include a first terminal and a second terminal, and a plurality of switching elements connected in series to form a stack between the first terminal and the second terminal. The switching elements can have a non-uniform distribution of a parameter that results in the stack having a first linearity performance that is better than a second linearity performance corresponding to a similar stack having a substantially uniform distribution of the parameter.Type: GrantFiled: November 5, 2014Date of Patent: April 11, 2017Assignee: Skyworks Solutions, Inc.Inventors: Guillaume Alexandre Blin, Aniruddha B. Joshi, Christophe Masse
-
Patent number: 9613969Abstract: The present invention provides a semiconductor structure, including a substrate, a plurality of fin structures, a plurality of gate structures, a dielectric layer and a plurality of contact plugs. The substrate has a memory region. The fin structures are disposed on the substrate in the memory region, each of which stretches along a first direction. The gate structures are disposed on the fin structures, each of which stretches along a second direction. The dielectric layer is disposed on the gate structures and the fin structures. The contact plugs are disposed in the dielectric layer and electrically connected to a source/drain region in the fin structure. From a top view, the contact plug has a trapezoid shape or a pentagon shape. The present invention further provides a method for forming the same.Type: GrantFiled: July 7, 2015Date of Patent: April 4, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ching-Wen Hung, Wei-Cyuan Lo, Ming-Jui Chen, Chia-Lin Lu, Jia-Rong Wu, Yi-Hui Lee, Ying-Cheng Liu, Yi-Kuan Wu, Chih-Sen Huang, Yi-Wei Chen, Tan-Ya Yin, Chia-Wei Huang, Shu-Ru Wang, Yung-Feng Cheng
-
Patent number: 9601612Abstract: A semiconductor device includes MOSFET cells having a drift region of a first conductivity type. A first and second active area trench are in the drift region. A split gate uses the active trenches as field plates or includes planar gates between the active trenches including a MOS gate electrode (MOS gate) and a diode gate electrode (diode gate). A body region of the second conductivity type in the drift region abutts the active trenches. A source of the first conductivity type in the body region includes a first source portion proximate to the MOS gate and a second source portion proximate to the diode gate. A vertical drift region uses the drift region below the body region to provide a drain. A connector shorts the diode gate to the second source portion to provide an integrated channel diode. The MOS gate is electrically isolated from the first source portion.Type: GrantFiled: March 21, 2016Date of Patent: March 21, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Christopher Boguslaw Kocon, John Manning Savidge Neilson
-
Patent number: 9601580Abstract: A semiconductor device includes a first transistor having a first conductivity type SiC layer, a second conductivity type SiC well region, a first conductivity type SiC first source region, a first conductivity type SiC first drain region, and a first gate electrode provided on the well region sandwiched between the first source region and the first drain region. The device includes a second transistor having a second conductivity type SiC second source region, a second conductivity type SiC second drain region provided on the SiC layer, and a second gate electrode provided on the SiC layer sandwiched between the second source region and the second drain region. There is an angle between a direction of a channel forming portion of first transistor and that of the second transistor. The device includes an element isolation region having a bottom positioned in the SiC layer.Type: GrantFiled: February 10, 2015Date of Patent: March 21, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Ryosuke Iijima, Kazuto Takao, Tatsuo Shimizu
-
Patent number: 9583560Abstract: A power semiconductor device of stripe cell geometry including a substrate, a plurality of striped power semiconductor units, and a guard ring structure is provided. The substrate has an active area and a termination area surrounding the active area defined thereon. The striped semiconductor unit includes a striped gate conductive structure. The striped semiconductor units are located in the active area. The guard ring structure is located in the termination area and includes at least a ring-shaped conductive structure surrounding the striped power semiconductor units. The ring-shaped conductive structure and the striped gate conductive structures are formed on the same conductive layer, and at least one of the striped gate conductive structures is separated from the nearby ring-shaped conductive structure and electrically connected to the nearby ring-shaped conductive structure through the gate metal pad.Type: GrantFiled: March 4, 2015Date of Patent: February 28, 2017Assignee: UBIQ SEMICONDUCTOR CORP.Inventors: Kao-Way Tu, Yi-Yun Tsai, Yuan-Shun Chang
-
Patent number: 9583478Abstract: A lateral power MOSFET structure is disclosed. In some embodiments, a semiconductor device comprises substantially concentric source, channel, and drain regions; a metal layer at least in part comprising a drain plane disposed over the source, channel, and drain regions; and a metal layer at least in part comprising a source plane disposed over the source, channel, and drain regions.Type: GrantFiled: April 18, 2011Date of Patent: February 28, 2017Assignee: Silego Technology, Inc.Inventor: Marcelo A. Martinez
-
Patent number: 9577631Abstract: A single-pole multi-throw switch includes a set of selection switches. The set of selection switches includes a set of primary switches, a first set and a second set of secondary switches. The primary set of switches includes a plurality of primary transistors coupled in series for transmitting radio frequency signals. The first set of secondary switches is coupled to the primary set of switches and includes a plurality of first secondary transistors coupled in series for transmitting the radio frequency signals when the primary transistors and the first secondary transistors are turned on. The second set of secondary switches is coupled to the primary set of switches and includes a plurality of second secondary transistors coupled in series for transmitting the radio frequency signals when the primary transistors and the second secondary transistors are turned on.Type: GrantFiled: February 2, 2016Date of Patent: February 21, 2017Assignee: RichWave Technology Corp.Inventors: Chih-Sheng Chen, Ching-Wen Hsu
-
Patent number: 9570566Abstract: A semiconductor device includes a semiconductor substrate and a first trench extending into or through the semiconductor substrate from a first side. The first trench is at least partially filled with a conductive material and electrically connected to the semiconductor substrate via a doped semiconductor layer at a sidewall of the first trench. A semiconductor layer adjoins the semiconductor substrate at the first side, and caps the first trench at the first side. A contact is disposed at a second side of the semiconductor substrate opposite to the first side. A method of manufacturing the semiconductor device is also provided.Type: GrantFiled: October 9, 2015Date of Patent: February 14, 2017Assignee: Infineon Technologies Austria AGInventors: Anton Mauder, Reinhard Ploss, Hans-Joachim Schulze
-
Patent number: 9564436Abstract: A semiconductor device is described, including a substrate including a first area and a second area, a first MOS element of a first conductivity type in the first area, and a second MOS element of the first conductivity type in the second area. The first area is closer to a pick-up region of the substrate than the second area. The substrate has a second conductivity type. The bottom depth of a first electrical conduction path in the substrate in the first area is smaller than that of a second electrical conduction path in the substrate in the second area.Type: GrantFiled: November 18, 2013Date of Patent: February 7, 2017Assignee: United Microelectronics Corp.Inventors: Yung-Ju Wen, Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 9553184Abstract: A semiconductor device includes a semiconductor layer disposed at a substrate and a plurality of active cells disposed at the semiconductor layer. Each active cell includes a trench extending into the semiconductor layer and a body region disposed in the semiconductor layer adjacent to a sidewall of the trench and at a first depth below the surface of the semiconductor layer. The semiconductor device further includes a termination cell disposed at the semiconductor layer adjacent to an edge of the plurality of active cells. The termination cell includes a trench extending into the semiconductor layer, and further includes a body region disposed in the semiconductor layer adjacent to a sidewall of the trench of the termination cell and at a second depth less than the first depth. The body regions of the active cells and of the termination cell have a conductivity type different than that of the semiconductor layer.Type: GrantFiled: August 29, 2014Date of Patent: January 24, 2017Assignee: NXP USA, INC.Inventors: Moaniss Zitouni, Edouard de Frésart, Pon Sung Ku, Ganming Qin
-
Patent number: 9543396Abstract: A vertical power transistor device includes a semiconductor layer of a first conductivity type, with a plurality of cylindrically-shaped dielectric regions disposed in the semiconductor layer. The cylindrically-shaped dielectric regions extend in a vertical direction from a top surface of the semiconductor layer downward. Adjacent ones of the cylindrically-shaped dielectric regions being laterally separated along a common diametrical axis by a narrow region of the semiconductor layer having a first width. Each dielectric region has a cylindrically-shaped, conductive field plate member centrally disposed therein. The cylindrically-shaped, conductive field plate member extends in the vertical direction from the top surface downward to near a bottom of the dielectric region. The dielectric region laterally separates the cylindrically-shaped, conductive field plate member from the narrow region.Type: GrantFiled: October 22, 2014Date of Patent: January 10, 2017Assignee: Power Integrations, Inc.Inventors: Sorin Stefan Georgescu, Wayne Byran Grabowski, Kamal Raj Varadarajan, Lin Zhu, Kuo-Chang Robert Yang
-
Patent number: 9515067Abstract: A semiconductor device includes a switching element having: a drift layer; a base region; an element-side first impurity region in the base region; an element-side gate electrode sandwiched between the first impurity region and the drift layer; a second impurity region contacting the drift layer; an element-side first electrode coupled with the element-side first impurity region and the base region; and an element-side second electrode coupled with the second impurity region, and a FWD having: a first conductive layer; a second conductive layer; a diode-side first electrode coupled to the second conductive layer; a diode-side second electrode coupled to the first conductive layer; a diode-side first impurity region in the second conductive layer; and a diode-side gate electrode in the second conductive layer sandwiched between first impurity region and the first conductive layer and having a first gate electrode as an excess carrier injection suppression gate.Type: GrantFiled: October 14, 2014Date of Patent: December 6, 2016Assignee: DENSO CORPORATIONInventors: Hirotaka Saikaku, Tsuyoshi Yamamoto, Shoji Mizuno, Masakiyo Sumitomo, Tetsuo Fujii, Jun Sakakibara, Hitoshi Yamaguchi, Yoshiyuki Hattori, Rie Taguchi, Makoto Kuwahara
-
Patent number: 9515137Abstract: A super junction semiconductor device includes a super junction structure that is formed in a semiconductor body having a first and a second, parallel surface. The super junction structure includes first areas of the first conductivity type and second areas of a second conductivity type which is the opposite of the first conductivity type. In a cell area surrounded by an edge area, the super junction structure has a first nominal breakdown voltage in a first portion and a second nominal breakdown voltage, which differs from the first nominal breakdown voltage, in a second portion to provide improved avalanche ruggedness.Type: GrantFiled: February 21, 2013Date of Patent: December 6, 2016Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Gerald Deboy
-
Patent number: 9502501Abstract: A lateral field effect transistor device has a plurality of source and drain cells. Each source cell has a central semiconductor source region, and each drain cell has a central semiconductor drain region. The device has a first metallic conductive path which extends from a source electrode to join the source regions, thereby connecting the source cells in series to the source electrode. The device has a second metallic conductive path which extends from a drain electrode to join the drain regions, thereby connecting the drain cells in series to the drain electrode. The device has a gate path which extends from a gate electrode around the edges of the cells to form boundaries between neighboring source and drain cells, thereby forming respective field effect transistors between the source and drain regions of neighboring cells. The source cells and drain cells tessellate to cover an area of the device.Type: GrantFiled: October 15, 2015Date of Patent: November 22, 2016Assignee: ROLLS-ROYCE PLCInventor: Priyanka De Souza
-
Patent number: 9496151Abstract: In aspects of the invention, an n-type epitaxial layer that forms an n? type drift layer is formed on the upper surface of an n-type semiconductor substrate formed by being doped with a high concentration of antimony. A p-type anode layer is formed on a surface of the n? type drift layer. An n-type contact layer is formed with an impurity concentration in the same region as the impurity concentration of the n-type cathode layer, or higher than the impurity concentration of the n-type cathode layer, on the lower surface of the n-type cathode layer. A cathode electrode is formed so as to be in contact with the n-type contact layer. The n-type contact layer is doped with phosphorus and, without allowing complete recrystallization using a low temperature heat treatment of 500° C. or less, lattice defects are allowed to remain.Type: GrantFiled: April 2, 2015Date of Patent: November 15, 2016Assignee: FUJI ELECTRIC CO.,LTD.Inventor: Mitsuaki Kirisawa
-
Patent number: 9490354Abstract: A semiconductor body of an IGBT includes: a first base region of a second conductivity type; a source region of a first conductivity type different from the second conductivity type and forming a first pn-junction with the first base region; a drift region of the first conductivity type and forming a second pn-junction with the first base region; a collector region of the second conductivity type; at least one trench filled with a gate electrode and having a first trench portion of a first width and a second trench portion of a second width, the second width being different from the first width; and a field stop region having the first conductivity type and located between the drift region and the collector region. The field stop region includes a plurality of buried regions having the second conductivity type.Type: GrantFiled: April 24, 2014Date of Patent: November 8, 2016Assignee: Infineon Technologies AGInventors: Holger Huesken, Frank Dieter Pfirsch, Hans-Joachim Schulze
-
Patent number: 9490358Abstract: An electronic device can include a buried conductive region and a semiconductor layer over the buried conductive region. The electronic device can further include a horizontally-oriented doped region and a vertical conductive region, wherein the vertical conductive region is electrically connected to the horizontally-oriented doped region and the buried conductive region. The electronic device can still further include an insulating layer overlying the horizontally-oriented doped region, and a first conductive electrode overlying the insulating layer and the horizontally-oriented doped region, wherein a portion of the vertical conductive region does not underlie the first conductive electrode. The electronic device can include a Schottky contact that allows for a Schottky diode to be connected in parallel with a transistor. Processes of forming an electronic device allow a vertical conductive region to be formed after a conductive electrode, a gate electrode, a source region, or both.Type: GrantFiled: February 23, 2015Date of Patent: November 8, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Gary H. Loechelt, Gordon M. Grivna
-
Patent number: 9466707Abstract: A planar MOSFET includes a plurality of MOSFET cells. Each MOSFET cell includes an epitaxial layer of a first conductivity type, a body region of a second conductivity type inside the epitaxial layer, the second conductivity type having a polarity opposite to the first conductivity type, a source region inside the body region, a source contact portion to provide electrical contact with the source region, and a gate portion. A drift region is defined in the epitaxial layer between body regions of adjacent MOSFET cells and the gate portions of the adjacent MOSFET cells across said drift region are separated from each other with electrical insulation. A charge induction terminal is provided on the drift region to induce and store electric charge at said drift region upon application of a charge induction voltage at said charge induction terminal.Type: GrantFiled: January 15, 2015Date of Patent: October 11, 2016Inventor: Mau Lam Lai
-
Patent number: 9461034Abstract: There are disclosed herein various implementations of a group III-V composite transistor having a switched substrate. Such a group III-V composite transistor includes a composite field-effect transistor (FET) including a depletion mode group III-V high electron mobility transistor (HEMT) situated over a substrate. The depletion mode group III-V HEMT is cascoded with an enhancement mode group IV FET to produce the composite FET. The group III-V composite transistor also includes a transistor configured to selectably couple the substrate of the depletion mode group III-V HEMT to ground and to selectably decouple the substrate from ground. That transistor is configured to ground the substrate when the depletion mode group III-V HEMT is in an off-state and to cause the substrate to float when the depletion mode group III-V HEMT is in an on-state.Type: GrantFiled: June 2, 2015Date of Patent: October 4, 2016Assignee: Infineon Technologies Americas Corp.Inventors: Yang Pan, Mohamed Imam
-
Patent number: 9461164Abstract: A semiconductor device includes a semiconductor body having a first surface and a second surface opposite to the first surface. The semiconductor device further includes first and second trenches extending from the first surface into the semiconductor body. The semiconductor device further includes at least one lateral IGFET including a first load terminal at the first surface, a second load terminal at the first surface and a gate electrode within the first trenches. The semiconductor device further includes at least one vertical IGFET including a first load terminal at the first surface, a second load terminal at the second surface and a gate electrode within the second trenches.Type: GrantFiled: September 16, 2013Date of Patent: October 4, 2016Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Werner Schwetlick
-
Patent number: 9450050Abstract: This invention discloses configurations and methods to manufacture lateral power device including a super-junction structure with an avalanche clamp diode formed between the drain and the gate. The lateral super-junction structure reduces on-resistance, while the structural enhancements, including an avalanche clamping diode and an N buffer region, increase the breakdown voltage between substrate and drain and improve unclamped inductive switching (UIS) performance.Type: GrantFiled: October 24, 2013Date of Patent: September 20, 2016Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Anup Bhalla, Hamza Yilmaz, Wilson Ma, Lingping Guan, Yeeheng Lee, John Chen
-
Patent number: 9450084Abstract: A semiconductor device having high reliability and high load short circuit withstand capability while maintaining a low ON resistance is provided, by using a WBG semiconductor as a switching element of an inverter circuit. In the semiconductor device for application to a switching element of an inverter circuit, a band gap of a semiconductor material is wider than that of silicon, a circuit that limits a current when a main transistor is short circuited is provided, and the main transistor that mainly serves to pass a current, a sensing transistor that is connected in parallel to the main transistor and detects a microcurrent proportional to a current flowing in the main transistor, and a lateral MOSFET that controls a gate of the main transistor on the basis of an output of the sensing transistor are formed on the same semiconductor.Type: GrantFiled: March 5, 2010Date of Patent: September 20, 2016Assignee: FUJI ELECTRIC SYSTEMS CO. LTD.Inventor: Katsunori Ueno
-
Patent number: 9443974Abstract: Methods of fabricating a super junction trench power MOSFET (metal oxide semiconductor field effect transistor) device are described. A column of p-type dopant in the super junction is separated from a first column of n-type dopant by a first column of oxide and from a second column of n-type dopant by a second column of oxide. In an n-channel device, a gate element for the FET is advantageously situated over the column of p-type dopant; and in a p-channel device, a gate element for the FET is advantageously situated over the column of n-type dopant.Type: GrantFiled: August 27, 2009Date of Patent: September 13, 2016Assignee: Vishay-SiliconixInventors: Yang Gao, Kyle Terrill, Deva Pattanayak, Kuo-In Chen, The-Tu Chau, Sharon Shi, Qufei Chen
-
Patent number: 9425306Abstract: In a super junction trench power MOSFET (metal oxide semiconductor field effect transistor) device, a column of p-type dopant in the super junction is separated from a first column of n-type dopant by a first column of oxide and from a second column of n-type dopant by a second column of oxide. In an n-channel device, a gate element for the FET is advantageously situated over the column of p-type dopant; and in a p-channel device, a gate element for the FET is advantageously situated over the column of n-type dopant.Type: GrantFiled: August 27, 2009Date of Patent: August 23, 2016Assignee: Vishay-SiliconixInventors: Yang Gao, Kyle Terrill, Deva Pattanayak, Kuo-In Chen, The-Tu Chau, Sharon Shi, Qufei Chen
-
Patent number: 9385188Abstract: A semiconductor device which can suppress the influence of the external electric charge and can be efficiently manufactured is provided. The semiconductor device is provided with an active region in which a semiconductor element is disposed and a termination region between the active region and an edge surface of the semiconductor substrate. An insulating layer is disposed on at least a part of an upper surface of the termination region. A plurality of floating electrodes is disposed at an interval in the insulating layer in a direction from the active region toward the edge surface of the semiconductor substrate, and a width of the plurality of floating electrodes in a thickness direction of the semiconductor substrate is greater than a width of the plurality of floating electrodes in the direction from the active region toward the edge surface of the semiconductor substrate.Type: GrantFiled: November 27, 2012Date of Patent: July 5, 2016Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Yasuhiro Hirabayashi, Akinori Sakakibara
-
Patent number: 9385119Abstract: A semiconductor arrangement includes a semiconductor body with a first active region, a second active region and an isolation region arranged between the first and the second active regions. At least one source region and at least one body region of a first transistor are integrated in the first active region. At least one source region and at least one body region of a second transistor are integrated in the second active region. Source and body regions of a third transistor are integrated in the second active region. The second transistor and the third transistor have a common source electrode. The first transistor, the second transistor and the third transistor have a common drain electrode.Type: GrantFiled: February 22, 2013Date of Patent: July 5, 2016Assignee: Infineon Technologies AGInventors: Armin Willmeroth, Marc Fahlenkamp
-
Patent number: 9379216Abstract: According to an embodiment, a method for manufacturing a semiconductor device includes forming a gate trench extending into a first semiconductor layer; forming a gate insulating film on an internal wall of the gate trench; forming a polysilicon in the gate trench; etching the polysilicon into the gate trench; forming an interlayer insulating film on the polysilicon; etching the first semiconductor layer so as to project the interlayer insulating film from the first semiconductor layer; forming a second semiconductor layer on the first semiconductor layer; forming a third semiconductor layer on the second semiconductor layer; forming a sidewall contacting a side face of the interlayer insulating film; forming a fourth semiconductor layer of the second conductivity type in the second semiconductor layer; and forming a first electrode electrically connected to the third semiconductor layer and the fourth semiconductor layer.Type: GrantFiled: January 21, 2014Date of Patent: June 28, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuya Nishiwaki, Yoshitaka Hokomoto, Masatoshi Arai
-
Patent number: 9379235Abstract: In a semiconductor power device such as a power MOSFET having a super-junction structure in each of an active cell region and a chip peripheral region, an outer end of a surface region of a second conductivity type coupled to a main junction of the second conductivity type in a surface of a drift region of a first conductivity type and having a concentration lower than that of the main junction is located in a middle region between an outer end of the main junction and an outer end of the super-junction structure in the chip peripheral region.Type: GrantFiled: February 13, 2015Date of Patent: June 28, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tomohiro Tamaki, Yoshito Nakazawa
-
Patent number: 9379068Abstract: A semiconductor substrate (1) is provided with a source region (2) and a drain region (3) of a first type of electrical conductivity arranged at a surface (10) at a distance from one another, a channel region (4) of a second type of electrical conductivity, which is opposite to the first type of electrical conductivity, arranged between the source region (2) and the drain region (3), and a gate electrode (6) arranged above the channel region (4). A substrate well (7) of the first type of electrical conductivity is arranged in the substrate (1) at a distance from the source region (2). The substrate well (7) is contiguous with the drain region (3), and the distance between the source region (2) and the substrate well (7) is larger than the distance between the source region (2) and the drain region (3).Type: GrantFiled: February 19, 2013Date of Patent: June 28, 2016Assignee: AMS AGInventor: Wolfgang Reinprecht
-
Patent number: 9379698Abstract: Embodiments include an apparatus, system, and method related to a switching circuit. In some embodiments, the switching circuit may include first switch including an n-channel field effect transistor (FET) in the signal path. The switching circuit may further include a second switch in shunt to the first switch. The second switch may include a discharge transistor to provide a discharge path for a body of a switch transistor. Other embodiments may be described and claimed.Type: GrantFiled: February 4, 2014Date of Patent: June 28, 2016Assignee: TriQuint Semiconductor, Inc.Inventor: George Nohra
-
Patent number: 9368644Abstract: Semiconductor devices and methods of producing the devices are disclosed. The devices are formed by forming a gate structure on a substrate. The gate structure includes a charge trapping dielectric formed between the substrate and a first poly layer. A top dielectric is formed over the poly layer and a sidewall dielectric is formed on a side of the poly layer. A second poly layer is formed over the gate structure such that a portion of the second poly layer includes a vertical portion that is in contact with the sidewall dielectric and a top portion that is in contact with the top dielectric. The top portion of the second poly layer can then be removed through, for instance, planarization.Type: GrantFiled: December 20, 2013Date of Patent: June 14, 2016Assignee: Cypress Semiconductor CorporationInventors: Shenqing Fang, Chun Chen, David Matsumoto, Mark Ramsbey
-
Patent number: 9369121Abstract: According to example embodiments, a method of driving a power switch device includes applying a first voltage to a gate electrode of the power switch device, and applying a drive voltage to the gate electrode of the power switch device after applying the first voltage to the gate electrode of the power switch device. The first voltage is higher than the drive voltage of the power switch device in a turn-on state.Type: GrantFiled: July 14, 2014Date of Patent: June 14, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Jae Jeon, Jang-pyo Park, Jae-jung Yun, Kyu-bum Han
-
Patent number: 9368575Abstract: A semiconductor device having a super junction structure includes: multiple first columns extending in a current flowing direction; and multiple second columns extending in the current flowing direction. The first and second columns are alternately arranged in an alternating direction. Each first column provides a drift layer. The first and second columns have a boundary therebetween, from which a depletion layer expands in case of an off-state. At least one of the first columns and the second columns have an impurity dose, which is inhomogeneous by location with respect to the alternating direction.Type: GrantFiled: November 27, 2013Date of Patent: June 14, 2016Assignee: DENSO COPORATIONInventor: Takeshi Miyajima
-
Patent number: 9362393Abstract: Aspects of the invention are directed to a vertical semiconductor device including an element active portion and a voltage withstanding structure portion that has a first main electrode and a gate pad electrode on a first main surface of the element active portion, includes first parallel pn layers in a drift layer below the first main electrode, and includes second parallel pn layers below the gate pad electrode. The vertical semiconductor device includes a first conductivity type isolation region between the second parallel pn layers below the gate pad electrode and a p-type well region disposed in a surface layer of the drift layer, and by the repetition pitch of the second parallel pn layers being shorter than the repetition pitch of the first parallel pn layers, it is possible to obtain low on-state resistance, high avalanche withstand, high turn-off withstand, and high reverse recovery withstand.Type: GrantFiled: March 4, 2015Date of Patent: June 7, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventors: Toshiaki Sakata, Yasushi Niimura
-
Patent number: 9362349Abstract: A semiconductor device includes a cell region having at least one device cell, wherein the at least one device cell includes a first device region of a first conductivity type. The semiconductor device further includes a drift region of a second conductivity type adjoining the first device region of the at least one device cell, a doped region of the first conductivity type adjoining the drift region, and charge carrier lifetime reduction means configured to reduce a charge carrier lifetime in the doped region of the first conductivity type.Type: GrantFiled: June 21, 2013Date of Patent: June 7, 2016Assignee: Infineon Technologies AGInventors: Dorothea Werber, Frank Pfirsch, Hans-Joachim Schulze, Carsten Schaeffer, Volodymyr Komarnitskyy, Anton Mauder, Holger Schulze, Gerhard Miller
-
Patent number: 9362394Abstract: Power device termination structures and methods are disclosed herein. The structures include a trenched-gate semiconductor device. The trenched-gate semiconductor device includes a semiconducting material and an array of trenched-gate power transistors. The array defines an inner region including a plurality of inner transistors and an outer region including a plurality of outer transistors. The inner transistors include a plurality of inner trenches that has an average inner region spacing. The outer transistors include a plurality of outer trenches that has an average termination region spacing. The average termination region spacing is greater than the average inner region spacing or is selected such that a breakdown voltage of the plurality of outer transistors is greater than a breakdown voltage of the plurality of inner transistors.Type: GrantFiled: June 18, 2014Date of Patent: June 7, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Moaniss Zitouni, Edouard D. de Frésart, Pon Sung Ku, Ganming Qin
-
Patent number: 9337257Abstract: [Problem] To provide a semiconductor device in which it is possible to lessen the local concentration of an electric field on a termination structure. [Solution] The semiconductor device (1) comprises: an n-type SiC substrate (2) having an active region (3); a p-type termination structure (4) formed along the outer periphery of the active region (3), and a source electrode (14) that is formed on the SiC substrate (2) with an interlayer film (12) therebetween, and that selectively penetrates the interlayer film (12) and is connected to the termination structure (4). The termination structure (4) forms a second side (42) that has a relatively high dielectric breakdown strength, and a first side (41) that has a relatively low dielectric breakdown strength compared to the second side (42). The shape of the second side (42) and the shape of the first side (41) are asymmetrical.Type: GrantFiled: May 10, 2013Date of Patent: May 10, 2016Assignee: ROHM CO., LTD.Inventors: Yuki Nakano, Hiroyuki Sakairi
-
Patent number: 9337327Abstract: The present invention makes it possible to improve the accuracy of wet etching and miniaturize a semiconductor device in the case of specifying an active region of a vertical type power MOSFET formed over an SiC substrate by opening an insulating film over the substrate by the wet etching. After a silicon oxide film having a small film thickness and a polysilicon film having a film thickness larger than the silicon oxide film are formed in sequence over an epitaxial layer, the polysilicon film is opened by a dry etching method, successively the silicon oxide film is opened by a wet etching method, and thereby the upper surface of the epitaxial layer in an active region is exposed.Type: GrantFiled: June 25, 2015Date of Patent: May 10, 2016Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Koichi Arai, Masaki Hama, Yasuaki Kagotoshi, Kenichi Hisada
-
Patent number: 9324638Abstract: Some exemplary embodiments of a multi-chip module (MCM) power quad flat no-lead (PQFN) semiconductor package utilizing a leadframe for electrical interconnections have been disclosed. One exemplary embodiment comprises a PQFN semiconductor package comprising a leadframe, a driver integrated circuit (IC) coupled to the leadframe, a plurality of vertical conduction power devices coupled to the leadframe, and a plurality of wirebonds providing electrical interconnects, including at least one wirebond from a top surface electrode of one of the plurality of vertical conduction power devices to a portion of the leadframe, wherein the portion of the leadframe is electrically connected to a bottom surface electrode of another of the plurality of vertical conduction power devices. In this manner, efficient multi-chip circuit interconnections can be provided in a PQFN package using low cost leadframes.Type: GrantFiled: October 26, 2012Date of Patent: April 26, 2016Assignee: Infineon Technologies Americas Corp.Inventors: Dean Fernando, Roel Barbosa
-
Patent number: 9318554Abstract: A semiconductor chip includes a semiconductor layer having first and second opposing main surfaces. A plurality of MOSFET cells are at least partially formed in the semiconductor layer. A gate pad region is at least partially formed in the semiconductor layer and includes a gate pad contact and a first plurality of trenches extending from the first main surface. The first plurality of trenches are spaced apart from one another in a direction parallel to the first main surface by about 45 micrometers to about 60 micrometers. At least one gate feed region is at least partially formed in the semiconductor layer and includes a gate feed contact and a second plurality of trenches extending from the first main surface. The second plurality of trenches are spaced apart from one another in the direction parallel to the first main surface by about 45 micrometers to about 60 micrometers.Type: GrantFiled: March 13, 2014Date of Patent: April 19, 2016Inventor: Michael W. Shore
-
Patent number: 9318355Abstract: A power semiconductor device that includes a stack of a thin metal layer and a thick metal layer over the active region thereof, and a method for the fabrication thereof.Type: GrantFiled: July 17, 2014Date of Patent: April 19, 2016Assignee: Infineon Technologies Americas Corp.Inventors: Robert Montgomery, Hugo Burke, Philip Parsonage, Susan Johns, David Paul Jones
-
Patent number: 9312331Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided in the first semiconductor region, an element region, and a termination region. The element region includes a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, and a gate electrode disposed on a gate insulating layer that extends adjacent the third semiconductor region and the fourth semiconductor region. The termination region surrounds the element region and includes a first electrode, which includes first portions extending in a first direction and second portions extending in a second direction. A plurality of first electrodes are provided on the first semiconductor region and the second semiconductor region. An interval between adjacent first portions in the second direction is less than an interval between adjacent second portions in the first direction.Type: GrantFiled: March 3, 2015Date of Patent: April 12, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masaru Izumisawa
-
Patent number: 9312329Abstract: A first impurity diffusion region is provided within a semiconductor substrate, a second impurity diffusion region is provided within the first impurity diffusion region, a third impurity diffusion region is provided within the second impurity diffusion region, a first portion of a fourth impurity diffusion region is provided within the second impurity diffusion region so as to be spaced from the third impurity diffusion region, and a second portion of the fourth impurity diffusion region is provided in a third portion of the first impurity diffusion region on a side of a surface of the semiconductor substrate, a first contact is provided so as to be in contact with the second portion, the first contact and the third portion overlap in plan view, and a first power supply is connected to the third impurity diffusion region.Type: GrantFiled: November 29, 2012Date of Patent: April 12, 2016Assignee: SEIKO EPSON CORPORATIONInventors: Masaki Okuyama, Hisakatsu Sato
-
Patent number: 9306015Abstract: A semiconductor device includes a channel layer on a substrate; cell trench patterns in the channel layer; and a source pattern on the cell trench patterns. The source pattern includes: grooves, each having inclined sidewalls and bottom that extends in a horizontal direction in a portion of the channel layer between the cell trench patterns, source regions at the inclined sidewalls of the grooves, source isolation regions at the bottoms of the grooves, and a source electrode at interior regions of the grooves and that has a planar upper surface.Type: GrantFiled: December 9, 2013Date of Patent: April 5, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Kyun Lee, Chan-Ho Park
-
Patent number: 9293558Abstract: A semiconductor device includes at least two device cells integrated in a semiconductor body. Each device cell includes a drift region, a source region, a drain region arranged between the source region and the drift region, a diode region, a pn junction between the diode region and the drift region, and a trench with a first sidewall, a second sidewall opposite the first sidewall, and a bottom. The body region adjoins the first sidewall, the diode region adjoins the second sidewall, and the pn junction adjoins the bottom of the trench. Each device cell further includes a gate electrode arranged in the trench and dielectrically insulated from the body region, the diode region and the drift region by a gate dielectric. The diode regions of the at least two device cells are distant in a lateral direction of the semiconductor body.Type: GrantFiled: November 26, 2012Date of Patent: March 22, 2016Assignee: Infineon Technologies Austria AGInventors: Ralf Siemieniec, Dethard Peters, Romain Esteve
-
Patent number: 9293526Abstract: Exemplary power semiconductor devices with features providing increased breakdown voltage and other benefits are disclosed.Type: GrantFiled: November 2, 2012Date of Patent: March 22, 2016Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Ashok Challa, Dean Probst