Depletion Mode Field Effect Transistor Patents (Class 257/348)
-
Publication number: 20110317486Abstract: Multi-gate metal-oxide-semiconductor (MOS) transistors and methods of operating such multi-gate MOS transistors are disclosed. In one embodiment, the multi-gate MOS transistor comprises a first gate associated with a first body factor and comprising a first gate electrode for applying a first gate voltage, and a second gate associated with a second body factor greater than or equal to the first body factor and comprising a second gate electrode for applying a second gate voltage. The multi-gate MOS transistor further comprises a body of semiconductor material between the first dielectric layer and the second dielectric layer, where the semiconductor body comprises a first channel region located close to the first dielectric layer and a second channel region located close to the second dielectric layer. The multi-gate MOS transistor still further comprises a source region and a drain region each having a conductivity type different from a conductivity type of the body.Type: ApplicationFiled: June 24, 2011Publication date: December 29, 2011Applicant: IMECInventors: Zhichao Lu, Nadine Collaert, Marc Aoulaiche, Malgorzata Jurczak
-
Patent number: 8084806Abstract: The invention provides, in one exemplary embodiment, an isolation gate formed over a substrate for biasing the substrate and providing isolation between adjacent active areas of an integrated circuit structure, for example a DRAM memory cell. An aluminum oxide (Al2O3) is used as a gate dielectric, rather than a conventional gate oxide layer, to create a hole-rich accumulation region under and near the trench isolation region. Another exemplary embodiment of the invention provides an aluminum oxide layer utilized as a liner in a shallow trench isolation (STI) region to increase the effectiveness of the isolation region. The embodiments may also be used together at an isolation region.Type: GrantFiled: May 18, 2006Date of Patent: December 27, 2011Assignee: Micron Technology, Inc.Inventor: Chandra Mouli
-
Publication number: 20110292723Abstract: The present invention discloses a DRAM cell utilizing floating body effect and a manufacturing method thereof. The DRAM cell includes a P type semiconductor region provided on a buried oxide layer, an N type semiconductor region provided on the P type semiconductor region, a gate region provided on the N type semiconductor region, and an electrical isolation region surrounding the P type semiconductor region and the N type semiconductor region. A diode of floating body effect is taken as a storage node. Via a tunneling effect between bands, electrons gather in the floating body, which is defined as a first storage state; via forward bias of PN junction, electrons are emitted out from the floating body or holes are injected into the floating body, which is defined as a second storage state.Type: ApplicationFiled: July 14, 2010Publication date: December 1, 2011Applicant: SHANGHAI INSTITUTE OF MICROSYSTEM AND INFORMATION TECHNOLOGY CHINESE ACADEMYInventors: Deyuan Xiao, Xiaolu Huang, Jing Chen, Xi Wang
-
Patent number: 8067804Abstract: The present invention provides a semiconductor device capable of suppressing a body floating effect, and a manufacturing method thereof. A semiconductor device having an SOI structure includes a silicon substrate, a buried insulating layer formed on the silicon substrate, and a semiconductor layer formed on the buried insulating layer. The semiconductor layer has a body region of a first conduction type, a source region of a second conduction type and a drain region of the second conduction type, and a gate electrode is formed on the body region between the source region and the drain region via a gate oxide film. The source region includes an extension layer of the second conduction type, and a silicide layer which makes contact with the extension layer at its side face, and a crystal defect region is formed on a region of a depletion layer generated in a boundary portion between the silicide layer and the body region.Type: GrantFiled: October 18, 2005Date of Patent: November 29, 2011Assignee: Renesas Electronics CorporationInventors: Shigeto Maegawa, Takashi Ipposhi
-
Patent number: 8063446Abstract: Provided is a LDMOS device and method for manufacturing. The LDMOS device includes a second conductive type buried layer formed in a first conductive type substrate. A first conductive type first well is formed in the buried layer and a field insulator with a gate insulating layer at both sides are formed on the first well. On one side of the field insulator is formed a first conductive type second well and a source region formed therein. On the other side of the field insulator is formed an isolated drain region. A gate electrode is formed on the gate insulating layer on the source region and a first field plate is formed on a portion of the field insulator and connected with the gate electrode. A second field plate is formed on another portion of the field insulator and spaced apart from the first field plate.Type: GrantFiled: July 21, 2009Date of Patent: November 22, 2011Assignee: Dongbu Electronics Co., Ltd.Inventor: Choul Joo Ko
-
Patent number: 8053373Abstract: A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectric layer with at least one of the base semiconductor substrate and surface semiconductor layer. The interface of the buried dielectric layer with the at least one of the base semiconductor substrate and surface semiconductor layer is abrupt, providing a transition in less than about 5 atomic layer thickness, and having less than about 10 angstroms RMS interfacial roughness. A second dielectric layer comprising an oxide dielectric material absent nitrogen may be located interposed between the buried dielectric layer and the surface semiconductor layer.Type: GrantFiled: May 20, 2008Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Anthony I. Chou, Toshiharu Furukawa, Wilfried Haensch, Zhibin Ren, Dinkar V. Singh, Jeffrey W. Sleight
-
Patent number: 8048759Abstract: The present invention aims at offering the semiconductor device which has the structure which are a high speed and a low power, and can be integrated highly. The present invention is a semiconductor device formed in the SOI substrate by which the BOX layer and the SOI layer were laminated on the silicon substrate. And the present invention is provided with the FIN type transistor with which the gate electrode coiled around the body region formed in the SOI layer, and the planar type transistor which was separated using partial isolation and full isolation together to element isolation, and was formed in the SOI layer.Type: GrantFiled: March 9, 2010Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventor: Toshiaki Iwamatsu
-
Patent number: 8026551Abstract: In the case of using an analog buffer circuit, an input voltage is required to be added a voltage equal to a voltage between the gate and source of a polycrystalline silicon TFT; therefore, a power supply voltage is increased, thus a power consumption is increased with heat. In view of the foregoing problem, the invention provides a depletion mode polycrystalline silicon TFT as a polycrystalline silicon TFT used in an analog buffer circuit such as a source follower circuit. The depletion mode polycrystalline silicon TFT has a threshold voltage on its negative voltage side; therefore, an input voltage does not have to be increased as described above. As a result, a power supply voltage requires no increase, thus a low power consumption of a liquid crystal display device in particular can be realized.Type: GrantFiled: April 13, 2010Date of Patent: September 27, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Jun Koyama
-
Publication number: 20110215408Abstract: Floating body cell structures including an array of floating body cells disposed on a back gate and source regions and drain regions of the floating body cells spaced apart from the back gate. The floating body cells may each include a volume of semiconductive material having a channel region extending between pillars, which may be separated by a void, such as a U-shaped trench. The floating body cells of the array may be electrically coupled to another gate, which may be disposed on sidewalls of the volume of semiconductive material or within the void therein. Methods of forming the floating body cell devices are also disclosed.Type: ApplicationFiled: March 2, 2010Publication date: September 8, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, John K. Zahurak, Werner Juengling
-
Publication number: 20110215407Abstract: Methods for fabricating semiconductor-metal-on-insulator (SMOI) structures include forming an acceptor wafer including an insulator material on a first semiconductor substrate, forming a donor wafer including a conductive material and an amorphous silicon material on a second semiconductor substrate, and bonding the amorphous silicon material of the donor wafer to the insulator material of the acceptor wafer. SMOI structures formed from such methods are also disclosed, as are semiconductor devices including such SMOI structures.Type: ApplicationFiled: March 2, 2010Publication date: September 8, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, Ming Zhang, Andrew M. Bayless, John K. Zahurak
-
Publication number: 20110199842Abstract: The present invention discloses a DRAM cell utilizing floating body effect and a manufacturing method thereof. The DRAM cell includes a first N type semiconductor region provided on a buried oxide layer, a P type semiconductor region provided on the first N type semiconductor region, a gate region provided on the P type semiconductor region, and an electrical isolation region surrounding the P type semiconductor region and the N type semiconductor region. A diode is taken as a storage node. Via a tunneling effect between bands, holes gather in the floating body, which is defined as a first storage state; via forward bias of PN junction, holes are emitted out from the floating body or electrons are injected into the floating body, which is defined as a second storage state.Type: ApplicationFiled: July 14, 2010Publication date: August 18, 2011Inventors: Deyuan Xiao, Xiaolu Huang, Jing Chen, Xi Wang
-
Publication number: 20110193166Abstract: The present invention generally relates to a semiconductor structure and method, and more specifically, to a structure and method for reducing floating body effect of silicon on insulator (SOI) metal oxide semiconductor field effect transistors (MOSFETs). An integrated circuit (IC) structure includes an SOI substrate and at least one MOSFET formed on the SOI substrate. Additionally, the IC structure includes an asymmetrical source-drain junction in the at least one MOSFET by damaging a pn junction to reduce floating body effects of the at least one MOSFET.Type: ApplicationFiled: February 5, 2010Publication date: August 11, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Qingqing LIANG, Huilong ZHU, Zhijiong LUO, Haizhou YIN
-
Publication number: 20110180873Abstract: The invention also provides a semiconductor device comprising: a plurality of first gate patterns disposed in a cell area of a substrate region; a plurality of first junction regions disposed in the cell area respectively adjacent to the first gate patterns; buried insulation film buried in the middle area of the substrate region at a bottom region of the cell area; at least one second gate pattern disposed in a peripheral area of the substrate region; and a plurality of second junction regions disposed in the substrate region respectively adjacent to the second gate pattern.Type: ApplicationFiled: April 6, 2011Publication date: July 28, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Min Soo Yoo
-
Publication number: 20110169087Abstract: The invention provides various embodiments of a memory cell formed on a semiconductor-on-insulator (SeOI) substrate and comprising one or more FET transistors. Each FET transistor has a source region and a drain region at least portions of which are arranged in the thin layer of the SeOI substrate, a channel region in which a trench is made, and a gate region formed in the trench. Specifically, the source, drain and channel regions also have portions which are arranged also beneath the insulating layer of the SeOI substrate; the portion of channel region beneath the insulating layer extends between the portions of the source and drain regions also beneath the insulating layer; and the trench in the channel region extends into the depth of the base substrate beyond the insulating layer. Also, methods for fabricating such memory cells and memory arrays including a plurality of such memory cells.Type: ApplicationFiled: December 21, 2010Publication date: July 14, 2011Inventors: CARLOS MAZURE, RICHARD FERRANT
-
Publication number: 20110170343Abstract: The invention relates to a memory cell having an FET transistor with a source, a drain and a floating body between the source and the drain, and an injector that can be controlled to inject a charge into the floating body of the FET transistor. The injector includes a bipolar transistor having an emitter, a base and a collector formed by the body of the FET transistor. Specifically, in the memory cell, the emitter of the bipolar transistor is arranged so that the source of the FET transistor serves as the base for the bipolar transistor. The invention also includes a memory array comprising a plurality of memory cells according to the first aspect of the invention, and to methods of controlling such memory cells.Type: ApplicationFiled: November 9, 2010Publication date: July 14, 2011Inventors: Carlos Mazure, Richard Ferrant
-
Publication number: 20110147841Abstract: A semiconductor device comprises: a channel region of a transistor formed in a predetermined region of silicon layer formed on insulation film; a gate electrode formed on the channel region via gate insulation film; and source/drain regions formed in the silicon layer thicker than said channel region located out of the channel region, wherein the transistor is a memory element constituting the channel region as a floating body cell.Type: ApplicationFiled: March 2, 2011Publication date: June 23, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mutsuo MORIKADO
-
Patent number: 7960792Abstract: A non-volatile memory disposed in a SOI substrate is provided. The non-volatile memory includes a memory cell and a first conductive type doped region. The memory cell includes a gate, a charge storage structure, a bottom dielectric layer, a second conductive type drain region, and a second conductive type source region. The gate is disposed on the SOI substrate. The charge storage structure is disposed between the gate and the SOI substrate. The bottom dielectric layer is disposed between the charge storage layer and the SOI substrate. The second conductive type drain region and the second conductive type source region are disposed in a first conductive type silicon body layer next to the two sides of the gate. The first conductive type doped region is disposed in the first conductive type silicon body layer and electrically connected to the first conductive type silicon body layer beneath the gate.Type: GrantFiled: November 11, 2010Date of Patent: June 14, 2011Assignee: eMemory Technology Inc.Inventors: Hsin-Ming Chen, Hai-Ming Lee, Shih-Jye Shen, Ching-Hsiang Hsu
-
Publication number: 20110127580Abstract: Provided is a capacitorless memory device. The device includes a semiconductor substrate, an insulating layer disposed on the semiconductor substrate, a storage region disposed on a partial region of the insulating layer, a channel region disposed on the storage region to provide a valence band energy offset between the channel region and the storage region, a gate insulating layer and a gate electrode sequentially disposed on the channel region, and source and drain regions connected to the channel region and disposed at both sides of the gate electrode. A storage region having different valence band energy from a channel region is disposed under the channel region unit so that charges trapped in the storage region unit cannot be easily drained. Thus, a charge retention time may be increased to improve data storage capability.Type: ApplicationFiled: April 30, 2009Publication date: June 2, 2011Applicant: Industry-University Cooperation Foundation Hanyang UniversityInventors: Jea-Gun Park, Tae-Hun Shim, Gon-Sub Lee, Seong-Je Kim, Tae-Hyun Kim
-
Publication number: 20110127609Abstract: The present invention aims at providing a semiconductor memory device that can be manufactured by a MOS process and can realize a stable operation. A storage transistor has impurity diffusion regions, a channel formation region, a charge accumulation node, a gate oxide film, and a gate electrode. The gate electrode is connected to a gate line and the impurity diffusion region is connected to a source line. The storage transistor creates a state where holes are accumulated in the charge accumulation node and a state where the holes are not accumulated in the charge accumulation node to thereby store data “1” and data “0”, respectively. An access transistor has impurity diffusion regions, a channel formation region, a gate oxide film, and a gate electrode. The impurity diffusion region is connected to a bit line.Type: ApplicationFiled: February 8, 2011Publication date: June 2, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Fukashi MORISHITA, Kazutami ARIMOTO
-
Patent number: 7952392Abstract: An object is to apply a transistor using an oxide semiconductor to a logic circuit including an enhancement transistor. The logic circuit includes a depletion transistor 101 and an enhancement transistor 102. The transistors 101 and 102 each include a gate electrode, a gate insulating layer, a first oxide semiconductor layer, a second oxide semiconductor layer, a source electrode, and a drain electrode. The transistor 102 includes a reduction prevention layer provided over a region in the first oxide semiconductor layer between the source electrode and the drain electrode.Type: GrantFiled: October 26, 2009Date of Patent: May 31, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Kengo Akimoto, Masashi Tsubuku
-
Patent number: 7943997Abstract: Disclosed are embodiments of a field effect transistor (FET) and, more particularly, a fully-depleted, thin-body (FDTB) FET that allows for scaling with minimal short channel effects, such as drain induced barrier lowering (DIBL) and saturation threshold voltage (Vtsat) roll-off, at shorter channel lengths. The FDTB FET embodiments are configured with either an edge back-gate or split back-gate that can be biased in order to selectively adjust the potential barrier between the source/drain regions and the channel region for minimizing off-state leakage current between the drain region and the source region and/or for varying threshold voltage. These unique back-gate structures avoid the need for halo doping to ensure linear threshold voltage (Vtlin) roll-up at smaller channel lengths and, thus, avoid across-chip threshold voltage variations due to random doping fluctuations. Also disclosed are method embodiments for forming such FETs.Type: GrantFiled: April 17, 2008Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: James W. Adkisson, Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7943933Abstract: Disclosed herein is a TFT substrate which exhibits good characteristic properties despite the omission of the barrier metal layer to be normally interposed between the source-drain electrodes and the semiconductor layer in the TFT. The TFT substrate permits sure and direct connection with the semiconductor layer of the TFT. The thin film transistor substrate has a substrate, a semiconductor layer and source-drain electrodes. The source-drain electrodes are composed of oxygen-containing layers and thin films of pure copper or a copper alloy. The oxygen-containing layer contains oxygen such that part or all of oxygen combines with silicon in the semiconductor layer. And, the thin films of pure copper or a copper alloy connect with the semiconductor layer of the thin film transistor through the oxygen-containing layers.Type: GrantFiled: May 23, 2008Date of Patent: May 17, 2011Assignee: Kobe Steel, Ltd.Inventors: Aya Hino, Hiroshi Gotou
-
Patent number: 7928509Abstract: The present invention discloses an integrated junction field effect transistor (JFET) and Schottky diode, comprising a depletion mode JFET which includes a source, a drain and a gate, wherein the drain is not provided with an ohmic contact such that it forms a Schottky diode.Type: GrantFiled: May 21, 2009Date of Patent: April 19, 2011Assignee: Richtek Technology CorporationInventor: Chih-Feng Huang
-
Patent number: 7927979Abstract: Techniques are disclosed that facilitate fabrication of semiconductors including structures and devices of varying thickness. One embodiment provides a method for semiconductor device fabrication that includes thinning a region of a semiconductor wafer upon which the device is to be formed thereby defining a thin region and a thick region of the wafer. The method continues with forming on the thick region one or more photonic devices and/or partially depleted electronic devices, and forming on the thin region one or more fully depleted electronic devices. Another embodiment provides a semiconductor device that includes a semiconductor wafer defining a thin region and a thick region. The device further includes one or more photonic devices and/or partially depleted electronic devices formed on the thick region, and one or more fully depleted electronic devices formed on the thin region. An isolation area can be formed between the thin region and the thick region.Type: GrantFiled: October 27, 2010Date of Patent: April 19, 2011Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Craig M. Hill, Andrew T S Pomerene, Daniel N. Carothers, Timothy J. Conway, Vu A. Vu
-
Patent number: 7919812Abstract: Source and drain extension regions and source side halo region and drain side halo region are formed in a top semiconductor layer aligned with a gate stack on an SOI substrate. A deep source region and a deep drain region are formed asymmetrically in the top semiconductor layer by an angled ion implantation. The deep source region is offset away from one of the outer edges of the at least spacer to expose the source extension region on the surface of the semiconductor substrate. A source metal semiconductor alloy is formed by reacting a metal layer with portions of the deep source region, the source extension region, and the source side halo region. The source metal semiconductor alloy abuts the remaining portion of the source side halo region, providing a body contact tied to the deep source region to the partially depleted SOI MOSFET.Type: GrantFiled: September 4, 2009Date of Patent: April 5, 2011Assignee: International Business Machines CorporationInventors: Jin Cai, Wilfried Haensch, Amlan Majumdar
-
Patent number: 7915680Abstract: A semiconductor device comprises: a channel region of a transistor formed in a predetermined region of silicon layer formed on insulation film; a gate electrode formed on the channel region via gate insulation film; and source/drain regions formed in the silicon layer thicker than said channel region located out of the channel region, wherein the transistor is a memory element constituting the channel region as a floating body cell.Type: GrantFiled: September 7, 2006Date of Patent: March 29, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Mutsuo Morikado
-
Publication number: 20110062520Abstract: A method of fabricating a MOS transistor having a thinned channel region is described. The channel region is etched following removal of a dummy gate. The source and drain regions have relatively low resistance with the process.Type: ApplicationFiled: November 18, 2010Publication date: March 17, 2011Inventors: Justin K. Brask, Robert S. Chau, Suman Datta, Mark L. Doczy, Brian S. Doyle, Jack T. Kavalieros, Amlan Majumdar, Matthew V. Metz, Marko Radosavljevic
-
Patent number: 7906990Abstract: The present invention provides a semiconductor integrated circuit device in which characteristics of an SOI transistor are effectively used to achieve higher speed, higher degree of integration, and also reduction in voltage and power consumption. The semiconductor integrated circuit device according to the present invention has a configuration in which a plurality of external power supply lines and body voltage control lines are alternately arranged in one direction so as to extend over the entire chip, which supply power and a body voltage to logic circuits, an analog circuit and memory circuits. A body voltage control type logic gate is fully applied in the logic circuit, whereas the body voltage control type logic gate is partially applied in the memory circuit.Type: GrantFiled: September 19, 2008Date of Patent: March 15, 2011Assignee: Renesas Electronics CorporationInventor: Fukashi Morishita
-
Patent number: 7906813Abstract: A semiconductor device, includes: a semiconductor layer, arranged, via an insulation layer, on a region of a part of a semiconductor substrate; a first circuit block formed on the semiconductor layer; and a second and a third circuit blocks formed on the semiconductor substrate, isolated from each other by the first circuit block.Type: GrantFiled: February 21, 2007Date of Patent: March 15, 2011Assignee: Seiko Epson CorporationInventor: Juri Kato
-
Publication number: 20110042745Abstract: A disclosed semiconductor device includes an MOS transistor having an N-type low-concentration drain region, a source region, an ohmic drain region, a P-type channel region, an ohmic channel region, a gate isolation film, and a gate electrode. The N-type low-concentration drain region includes two low-concentration drain layers in which the N-type impurity concentration of the upper layer is higher than that of the lower layer; the P-type channel region includes two channel layers in which the P-type impurity concentration of the upper layer is lower than that of the lower layer; and the gate electrode is formed on the P-type channel region and the N-type low-concentration drain region and disposed to be separated from the ohmic drain region when viewed from the top.Type: ApplicationFiled: August 2, 2010Publication date: February 24, 2011Applicant: RICOH COMPANY, LTD.Inventor: Takaaki NEGORO
-
Publication number: 20110042725Abstract: With inversion-mode transistors, intrinsic-mode transistors, or semiconductor-layer accumulation-layer current controlled accumulation-mode transistors, variation in threshold voltages becomes large in miniaturized generations due to statistical variation in impurity atom concentrations and thus it is difficult to maintain the reliability of an LSI. Provided is a bulk current controlled accumulation-mode transistor which is formed by controlling the thickness and the impurity atom concentration of a semiconductor layer so that the thickness of a depletion layer becomes greater than that of the semiconductor layer. For example, by setting the thickness of the semiconductor layer to 100 nm and setting the impurity concentration thereof to be higher than 2×1017 [cm?3], the standard deviation of variation in threshold values can be made smaller than a power supply voltage-based allowable variation value.Type: ApplicationFiled: April 10, 2009Publication date: February 24, 2011Inventors: Tadahiro Ohmi, Akinobu Teramoto, Rihito Kuroda
-
Publication number: 20110042746Abstract: A single transistor floating-body dynamic random access memory (DRAM) device includes a floating body located on a semiconductor substrate and a gate electrode located on the floating body, the floating body including an excess carrier storage region. The DRAM device further includes source and drain regions respectively located at both sides of the gate electrode, and leakage shielding patterns located between the floating body and the source and drain regions. Each of the source and drain regions contact the floating body, which may be positioned between the source and drain regions. The floating body may also laterally extend under the leakage shielding patterns, which may be arranged at outer sides of the gate electrode.Type: ApplicationFiled: November 5, 2010Publication date: February 24, 2011Applicant: Samsung Electronics Co., Ltd.Inventors: Nam-Kyun Tak, Ki-Whan Song, Chang-Woo Oh, Woo-Yeong Cho
-
Publication number: 20110037124Abstract: The present disclosure provides a thin film transistor which includes a source electrode, a drain electrode, a semiconducting layer, an insulating layer and a gate electrode. The drain electrode is spaced apart from the source electrode. The semiconducting layer is electrically connected with the source electrode and the drain electrode. The gate electrode is insulated from the source electrode, the drain electrode, and the semiconducting layer by the insulating layer. At least one of the gate electrode, the drain electrode, the source electrode includes a carbon nanotube composite layer.Type: ApplicationFiled: December 31, 2009Publication date: February 17, 2011Applicants: TSINGHUA UNIVERSITY, HON HAI PRECISION INDUSTRY CO., LTD.Inventors: KAI LIU, CHEN FENG, KAI-LI JIANG, LIANG LIU, SHOU-SHAN FAN
-
Patent number: 7868372Abstract: A method for forming a depletion-mode single-poly electrically erasable programmable read-only memory (EEPROM) cell is provided. The method includes providing a substrate having a floating region and a control region. Then, an isolation deep well and a deep well are formed in the floating region and the control region of the substrate respectively. A well region is formed in the isolation deep well simultaneously with forming an isolation well region between the isolation deep well and the deep well in the substrate. A depletion doped region and a cell implant region are formed at the well region of the substrate and the deep well of the substrate respectively. A floating gate structure is formed across over the floating region and the control region. An implantation process is performed to form a source/drain region and a heavily doped region in the depletion doped region and the cell implant region respectively.Type: GrantFiled: July 10, 2006Date of Patent: January 11, 2011Assignee: United Microelectronics Corp.Inventors: Jung-Ching Chen, Ming-Tsung Tung
-
Patent number: 7868396Abstract: A power semiconductor component includes a drift zone in a semiconductor body, a component junction and a compensation zone. The component junction is disposed between the drift zone and a further component zone, which is configured such that when a blocking voltage is applied to the component junction, a space charge zone forms extending generally in a first direction in the drift zone. The compensation zone is disposed adjacent to the drift zone in a second direction and includes at least one high-dielectric material having a temperature-dependent dielectric constant. The temperature dependence of the compensation zone varies in the second direction.Type: GrantFiled: January 31, 2007Date of Patent: January 11, 2011Assignee: Infineon Technologies Austria AGInventors: Michael Rueb, Franz Hirler
-
Publication number: 20100327356Abstract: The present invention provides a high speed and low power consumption LSI operable in a wide temperature range in which a MOS transistor having back gates is used specifically according to operating characteristics of a circuit. In the LSI, an FD-SOI structure having an embedded oxide film layer is used and a lower semiconductor region of the embedded oxide film layer is used as a back gate. A voltage for back gates in the logic circuits. having a small load in the logic circuit block is controlled in response to activation of the block from outside of the block. Transistors, in which the gate and the back gate are connected to each other, are used for the circuit generating the back gate driving signal, and logic circuits having a heavy load such as circuit block output section, and the back gates are directly controlled according to the gate input signal.Type: ApplicationFiled: September 2, 2010Publication date: December 30, 2010Inventors: Takayuki KAWAHARA, Masanao YAMAOKA
-
Patent number: 7859011Abstract: A semiconductor device may comprise a partially-depleted SOI MOSFET having a floating body region disposed between a source and drain. The floating body region may be driven to receive injected carriers for adjusting its potential during operation of the MOSFET. In a particular case, the MOSFET may comprise another region of semiconductor material in contiguous relationship with a drain/source region of the MOSFET and on a side thereof opposite to the body region. This additional region may be formed with a conductivity of type opposite the drain/source, and may establish an effective bipolar device per the body, the drain/source and the additional region. The geometries and doping thereof may be designed to establish a transport gain of magnitude sufficient to assist the injection of carriers into the floating body region, yet small enough to guard against inter-latching with the MOSFET.Type: GrantFiled: February 9, 2009Date of Patent: December 28, 2010Assignee: T-RAM Semiconductor, Inc.Inventors: Zachary K. Lee, Farid Nemati, Scott Robins
-
Patent number: 7855417Abstract: A non-volatile memory disposed in a SOI substrate is provided. The non-volatile memory includes a memory cell and a first conductive type doped region. The memory cell includes a gate, a charge storage structure, a bottom dielectric layer, a second conductive type drain region, and a second conductive type source region. The gate is disposed on the SOI substrate. The charge storage structure is disposed between the gate and the SOI substrate. The bottom dielectric layer is disposed between the charge storage layer and the SOI substrate. The second conductive type drain region and the second conductive type source region are disposed in a first conductive type silicon body layer next to the two sides of the gate. The first conductive type doped region is disposed in the first conductive type silicon body layer and electrically connected to the conductive type silicon body layer beneath the gate.Type: GrantFiled: August 3, 2007Date of Patent: December 21, 2010Assignee: eMemory Technology Inc.Inventors: Hsin-Ming Chen, Hai-Ming Lee, Shih-Jye Shen, Ching-Hsiang Hsu
-
Patent number: 7851299Abstract: The present invention provides a semiconducting device including a substrate including at least one semiconducting region and isolation regions; a gate structure atop the substrate having a gate dielectric layer positioned on the semiconducting region and a metal layer atop the gate dielectric layer, the gate structure having a width equal to or greater than the width of the at least one semiconducting region; and a contact structure including a base having a first width equal to the width of the gate structure and an upper surface having a second width, wherein the first width is greater than the second width. In one embodiment, the contact structure includes a polysilicon conductor and dielectric spacers, wherein each spacer of the dielectric spacer abuts a sidewall of the polysilicon conductor. In another embodiment, the contact structure includes a polysilicon conductor having a tapered sidewall.Type: GrantFiled: April 2, 2008Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventor: Wesley C. Natzle
-
Patent number: 7847353Abstract: Techniques are disclosed that facilitate fabrication of semiconductors including structures and devices of varying thickness. One embodiment provides a method for semiconductor device fabrication that includes thinning a region of a semiconductor wafer upon which the device is to be formed thereby defining a thin region and a thick region of the wafer. The method continues with forming on the thick region one or more photonic devices and/or partially depleted electronic devices, and forming on the thin region one or more fully depleted electronic devices. Another embodiment provides a semiconductor device that includes a semiconductor wafer defining a thin region and a thick region. The device further includes one or more photonic devices and/or partially depleted electronic devices formed on the thick region, and one or more fully depleted electronic devices formed on the thin region. An isolation area can be formed between the thin region and the thick region.Type: GrantFiled: December 5, 2008Date of Patent: December 7, 2010Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Craig M. Hill, Andrew T. Pomerene, Daniel N. Carothers, Timothy J. Conway, Vu A. Vu
-
Patent number: 7847354Abstract: A semiconductor device comprises a partially depleted semiconductor-on-insulator structure having both a three terminal JFET and a four terminal JFET constructed thereon. The four terminal JFET comprises a source region, a drain region, a channel region, a front gate region, and a back gate region formed in a semiconductor layer of the partially depleted semiconductor-on-insulator structure. The three terminal JFET comprises a source region formed in the semiconductor layer of the partially depleted semiconductor-on-insulator structure, and a drain region spaced apart from the source region and formed in the semiconductor layer of the partially depleted semiconductor-on-insulator structure. The three terminal JFET further comprises a channel region between the source region and the drain region and formed in the semiconductor layer of the partially depleted semiconductor-on-insulator structure.Type: GrantFiled: February 6, 2009Date of Patent: December 7, 2010Assignee: SuVolta, Inc.Inventor: Damodar R. Thummalapally
-
Patent number: 7842952Abstract: An organic inverter and a method of manufacturing the same are provided, which regulates threshold voltages depending on positions when an inverter circuit is manufactured on a substrate using an organic semiconductor. To form a depletion load transistor and an enhancement driver transistor at adjacent positions of the same substrate, the surface of the substrate is selectively treated by positions or selectively applied by self-assembly monolayer treatment. Thus, a D-inverter having a combination of a depletion mode and an enhancement mode is more easily realized than a conventional method using a transistor size effect. Also, the D-inverter can be realized even with the same W/L ratio, thereby increasing integration density. That is, the W/L ratio does not need to be increased to manufacture a depletion load transistor, thereby improving integration density.Type: GrantFiled: October 31, 2007Date of Patent: November 30, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Jae Bon Koo, Kyung Soo Suh, Seong Hyun Kim
-
Patent number: 7821066Abstract: A fully depleted MOSFET has a semiconductor-on-insulator substrate that includes a substrate material, a BOX positioned on the substrate material, and an active layer positioned on the BOX. The BOX includes a first layer of material with a first dielectric constant and a first thickness and a second layer of material having a second dielectric constant different than the first dielectric constant and a second thickness different than the first thickness. The first layer of material is positioned adjacent the substrate material and the second layer of material is positioned adjacent the active layer. Drain and source regions are formed in the active layer so as to be fully depleted. The drain and source regions are separated by a channel region in the active layer. A gate insulating layer overlies the channel region and a gate stack is positioned on the gate insulating region. It is anticipated that the structure is most useful for channel regions less than 90 nm long.Type: GrantFiled: December 8, 2006Date of Patent: October 26, 2010Inventors: Michael Lebby, Vijit Sabnis, Petar B. Atanackovic
-
Publication number: 20100264492Abstract: A semiconductor on insulator semiconductor device has metal or silicide source and drain contact regions (38, 40), activated source and drain regions (30, 32) and a body region (34). The structure may be a double gated SOI structure or a fully depleted (FD) SOI structure. A sharp intergace and low resistance are achieved with a process that uses spacers (28) and which fully replaces the full thickness of a semiconductor layer with the contact regions.Type: ApplicationFiled: June 6, 2006Publication date: October 21, 2010Inventors: Radu Surdeanu, Gerben Doornbos, Youri Ponomarev, Josine Loo
-
Patent number: 7814343Abstract: A semiconductor integrated circuit device which consumes less power and enables real-time processing. The semiconductor integrated circuit device includes thermal sensors which detect temperature and determine whether the detection result exceeds reference values and output the result, and a control block capable of controlling the operations of arithmetic blocks based on the output signals of the thermal sensors. The control block returns to an operation state from a suspended state with an interrupt signal based on the output signals of the thermal sensors and determines the operation conditions of the arithmetic blocks to ensure that the temperature conditions of the arithmetic blocks are satisfied. Thereby, power consumption is reduced and real-time processing efficiency is improved.Type: GrantFiled: November 29, 2006Date of Patent: October 12, 2010Assignee: Renesas Technology Corp.Inventors: Yusuke Kanno, Hiroyuki Mizuno, Naohiko Irie
-
Patent number: 7811873Abstract: A method for fabricating MOS-FET using a SOI substrate includes a process of ion implantation of an impurity into a channel region in a SOI layer; and a process of channel-annealing in a non-oxidized atmosphere. In the ion implantation process, a concentration peak of the impurity is made to exist in the SOI layer. Moreover in the channel-annealing process, the impurity is distributed with a high concentration in the vicinity of the surface of the SOI layer under the following condition with the anneal temperature as T (K) and annealing time as t (minutes): 506×1000/T?490<t<400×1000/T?386.Type: GrantFiled: September 11, 2007Date of Patent: October 12, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Marie Mochizuki
-
Publication number: 20100252884Abstract: A semiconductor device includes: an insulating layer; a semiconductor layer formed on the insulating layer; a first partially depleted transistor formed in the semiconductor layer; and a second transistor formed in the semiconductor layer, wherein the first transistor has a first gate electrode formed above the semiconductor layer via an insulating film and a first source or a first drain of a first conductivity type formed in the semiconductor layer below both sides of the first gate electrode, the second transistor has a second gate electrode formed above the semiconductor layer via an insulating film and a second source or a second drain of a second conductivity type formed in the semiconductor layer below both sides of the second gate electrode, and one of the second source and the second drain is electrically connected to the semiconductor layer in a region just below the first gate electrode.Type: ApplicationFiled: March 24, 2010Publication date: October 7, 2010Applicant: SEIKO EPSON CORPORATIONInventor: Yoji KITANO
-
Publication number: 20100252885Abstract: A semiconductor device (10) is formed by bonding a semiconductor substrate (1) including a CMOS transistor (3) to a glass substrate (2). The semiconductor substrate (1) is formed by partial separation at a separation layer. A P-type high concentration impurity region (39n) is formed in electric connection with a channel region (35n) of an NMOS transistor (3n) so that an electric potential of the channel region (35n) is fixed. The P-type high concentration impurity region (39n) has the same P conductive type as that of the channel region (35n) and also has a concentration higher than that of the channel region (35n). An N-type high concentration impurity region (39p) is formed in electric connection with a channel region (35p) of a PMOS transistor (3p) so that an electric potential of the channel region (35p) is fixed. The N-type high concentration impurity region (39p) has the same N conductive type as that of the channel region (35p) and also has a concentration higher than that of the channel region (35p).Type: ApplicationFiled: September 19, 2008Publication date: October 7, 2010Applicant: SHARP KABUSHIKI KAISHAInventors: Yasumori Fukushima, Yutaka Takafuji, Kenshi Tada
-
Publication number: 20100244134Abstract: A semiconductor device includes: an insulating layer; a semiconductor layer formed on the insulating layer; a first partially depleted transistor formed in the semiconductor layer; and a first diode formed in the semiconductor layer, wherein the first transistor has a first gate electrode formed above the semiconductor layer via an insulating film and a first source or a first drain of a first conductivity type formed in the semiconductor layer below both sides of the gate electrode, the first diode has a first impurity layer of a second conductivity type formed in a shallow portion of the semiconductor layer and a second impurity layer of the first conductivity type formed in a deep portion of the semiconductor layer, the first impurity layer and the second impurity layer are stacked in a depth direction of the semiconductor layer, and a side surface of the first impurity layer and a side surface of the second impurity layer are in contact with the semiconductor layer in a region just below the first gate elType: ApplicationFiled: March 9, 2010Publication date: September 30, 2010Applicant: SEIKO EPSON CORPORATIONInventor: Yoji KITANO
-
Patent number: 7800165Abstract: A semiconductor region having an upper surface and a side surface is formed on a substrate. A first impurity region is formed in an upper portion of the semiconductor region. A second impurity region is formed in a side portion of the semiconductor region. The resistivity of the second impurity region is substantially equal to or smaller than that of the first impurity region.Type: GrantFiled: February 4, 2008Date of Patent: September 21, 2010Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Katsumi Okashita, Keiichi Nakamoto, Hiroyuki Ito, Bunji Mizuno