Contact Of Refractory Or Platinum Group Metal (e.g., Molybdenum, Tungsten, Or Titanium) Patents (Class 257/383)
-
Patent number: 7982272Abstract: A thin-film semiconductor device including a transparent insulating substrate, an island semiconductor layer formed on the transparent insulating substrate and including a source region containing a first-conductivity-type impurity and a drain region containing a first-conductivity-type impurity and spaced apart from the source region, a gate insulating film and a gate electrode which are formed on a portion of the island semiconductor layer, which is located between the source region and the drain region, a sidewall spacer having a 3-ply structure including a first oxide film, a nitride film and a second oxide film, which are respectively formed on a sidewall of the gate electrode, and an interlayer insulating film covering the island semiconductor layer and the gate electrode.Type: GrantFiled: March 17, 2009Date of Patent: July 19, 2011Assignee: Advanced LCD Technologies Development Center Co., Ltd.Inventors: Katsunori Mitsuhashi, Tetsuya Ide
-
Patent number: 7977232Abstract: A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.Type: GrantFiled: December 2, 2008Date of Patent: July 12, 2011Assignee: Elpida Memory, Inc.Inventor: Toyonori Eto
-
Patent number: 7973367Abstract: In order that a top surface of a gate electrode does not have sharp portions, ends of the top surface of the gate electrode are rounded before refractory metal is deposited for silicidation. This reduces intensive application of film stresses which are generated in heat treatment, enabling formation of a silicide layer with a uniform, sufficient thickness.Type: GrantFiled: December 30, 2009Date of Patent: July 5, 2011Assignee: Panasonic CorporationInventors: Kenshi Kanegae, Akihiko Tsuzumitani, Atsushi Ikeda
-
Publication number: 20110156163Abstract: This invention disclosed a kind of electrode picking up structure in LOCOS isolation process. The active region is isolated by local oxide of silicon (LOCOS). A pseudo buried layer under the bottom of LOCOS is formed. The pseudo-buried layer extends into active region and connects to doping region one which needs to be picked up by an electrode. This is achieved by deep trench contacts which etch through LOCOS and get in touch with pseudo buried layer. This invention can reduce the device size, pick up electrode resistance, collector parasitic capacitance, and increase device cut off frequency.Type: ApplicationFiled: December 28, 2010Publication date: June 30, 2011Inventors: Tzuyin CHIU, TungYuan Chu, YungChieh Fan, Wensheng Qian, Jiong Xu, Fan Chen, Haifang Zhang
-
Patent number: 7968949Abstract: Contact forming methods and a related semiconductor device are disclosed. One method includes forming a first liner over the structure and the substrate, the first liner covering sidewall of the structure; forming a dielectric layer over the first liner and the structure; forming a contact hole in the dielectric layer to the first liner; forming a second liner in the contact hole including over the first liner covering the sidewall; removing the first and second liners at a bottom of the contact hole; and filling the contact hole with a conductive material to form the contact. The thicker liner(s) over the sidewall of the structure prevents shorting, and allows for at least maintaining any intrinsic stress in one or more of the liner(s).Type: GrantFiled: January 30, 2007Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Louis Lu-Chen Hsu, Chih-Chao Yang
-
Patent number: 7968952Abstract: A method for forming a slot contact structure for transistor performance enhancement. A contact opening is formed to expose a contact region, and a slot contact is disposed within the contact opening in order to induce a stress on an adjacent channel region. In an embodiment, a stress inducing barrier plug is disposed within a portion of the contact opening and the remainder of the contact opening is filled with a lower resistivity contact metal. By selecting the proper materials and deposition parameters, the slot contact can be tuned to induce a tensile or compressive stress on the adjacent channel region, thus being applicable for both p-type and n-type devices.Type: GrantFiled: December 29, 2006Date of Patent: June 28, 2011Assignee: Intel CorporationInventors: Kevin J. Fischer, Vinay B. Chikarmane, Brennan L. Peterson
-
Patent number: 7960797Abstract: A semiconductor device structure includes staggered contacts to facilitate small pitches between active-device regions and conductive lines while minimizing one or both of misalignment during fabrication of the contacts and contact resistance between sections of the contacts. The contacts of one row communicate with every other active-device region and are staggered relative to the contacts of another row, which communicate with the remaining active-device regions. Each contact may include a relatively large contact plug with a relatively large upper surface to provide a relatively large amount of tolerance as a contact hole for an upper portion of the contact that is formed. The contact holes may be formed substantially simultaneously with trenches for conductive traces, such as bit lines, in a dual damascene process. Intermediate structures are also disclosed, as are methods for designing semiconductor device structures.Type: GrantFiled: August 29, 2006Date of Patent: June 14, 2011Assignee: Micron Technology, Inc.Inventors: John K. Lee, Hyuntae Kim, Richard L. Stocks, Luan Tran
-
Patent number: 7939897Abstract: In one embodiment, silicide layers are formed on two oppositely doped adjacent semiconductor regions. A conductor material is formed electrically contacting both of the two silicides.Type: GrantFiled: April 23, 2010Date of Patent: May 10, 2011Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Prasad Venkatraman
-
Patent number: 7936026Abstract: A semiconductor device may include a semiconductor substrate, a diffusion layer provided over the semiconductor substrate, source and drain diffusion regions provided in upper regions of the diffusion layer, a gate insulating film provided over the source and drain diffusion regions and the diffusion layer, a gate electrode provided on the gate insulating film and positioned over the diffusion layer, a passivation film provided over the gate insulating film and the gate electrode, an insulating film that covers the passivation film, and contact plugs that penetrate the insulating film, the passivation film, and the gate insulating film, so that the contact plugs reach the source and drain diffusion regions. The contact plugs are positioned near side walls of the gate electrode. Fluorine is implanted to the passivation film. Fluorine is diffused to a silicon-insulator interface between the gate insulating film and the diffusion layer under the gate electrode.Type: GrantFiled: April 4, 2008Date of Patent: May 3, 2011Assignee: Elpida Memory, Inc.Inventor: Hiroaki Taketani
-
Patent number: 7935997Abstract: An apparatus having low resistance contacts in both the memory cell array and peripheral logic circuitry areas of a semiconductor device, for example, a DRAM memory device, is disclosed. In a buried bit line connection process flow, the present invention utilizes chemical vapor deposition of titanium to form titanium silicide in contact structures of the peripheral logic circuitry areas and physical vapor deposition to provide a metal mode (metallic) titanium layer in contact with the poly plugs in the memory cell array area of a semiconductor device, for example, a DRAM memory device according to the present invention. In this manner, the present invention avoids the potential drawbacks such as voiding in the poly plugs of the memory cell array due to the present of titanium silicide, which can cause significant reduction of device drain current and in extreme cases cause electrical discontinuity.Type: GrantFiled: December 19, 2006Date of Patent: May 3, 2011Assignee: Micron Technology, Inc.Inventor: Terrence McDaniel
-
Patent number: 7880256Abstract: The invention provides a semiconductor device with a bonding pad made of a wiring layer including aluminum and its manufacturing method that enhance the yield of the semiconductor device. The method of manufacturing the semiconductor device of the invention includes removing a portion of an antireflection layer (e.g. made of a titanium alloy) formed on an uppermost second wiring layer (e.g. made of aluminum) on a semiconductor substrate by etching, forming a passivation layer covering the antireflection layer and a portion of the second wiring layer where the antireflection layer is not formed and having an opening exposing the other portion of the second wiring layer, and dividing the semiconductor substrate into a plurality of semiconductor dice by dicing.Type: GrantFiled: March 22, 2006Date of Patent: February 1, 2011Assignee: Sanyo Electric Co., Ltd.Inventors: Nobuyuki Takai, Takuya Suzuki, Yuji Tsukada
-
Patent number: 7859063Abstract: According to a feature of the present invention, a semiconductor device includes a SOI substrate, including a semiconductor substrate; an insulating layer formed on the semiconductor substrate and a silicon layer formed on the insulating layer. A drain region and a source region are formed in the silicon layer so that the source region is in contact with the insulating layer but the drain region is not in contact with the insulating layer.Type: GrantFiled: December 16, 2008Date of Patent: December 28, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Hirokazu Hayashi
-
Publication number: 20100314689Abstract: An embodiment of the invention provides a method of creating local metallization in a semiconductor structure, and the use of local metallization so created in semiconductor structures. In one respect, the method includes forming an insulating layer on top of a semiconductor substrate; creating a plurality of voids inside the insulating layer, with the plurality of voids spanning across a predefined area and being substantially confined within a range of depth below a top surface of the insulating layer; creating at least one via hole in the insulating layer, with the via hole passing through the predefined area; and filling the via hole, and the plurality of voids inside the insulating layer through at least the via hole, with a conductive material to form a local metallization. A semiconductor structure having the local metallization is also provided.Type: ApplicationFiled: June 8, 2010Publication date: December 16, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: JEFFERY B. MAXSON, AURELIA A. SUWARNO-HANDAYANA, SHAMAS M. UMMER, KENNETH J. GIEWONT, SCOTT RICHARD STIFFLER
-
Patent number: 7834404Abstract: A method of manufacturing a semiconductor device according to the present invention includes the steps of introducing first impurities of a first conductivity type into a main surface of a semiconductor substrate 1 to form a first impurity region, introducing second impurities of a second conductivity type to form a second impurity region, forming a first nickel silicide film on the first impurity region and forming a second nickel silicide film on the second impurity region, removing an oxide film formed on each of the first and second nickel silicide films by using a mixed gas having an NH3 gas and a gas containing a hydrogen element mixed therein, and forming a first conducting film on the first nickel silicide film and forming a second conducting film on the second nickel silicide film, with the oxide film removed.Type: GrantFiled: September 9, 2009Date of Patent: November 16, 2010Assignee: Renesas Electronics CorporationInventors: Kazuhito Ichinose, Akie Yutani
-
Patent number: 7759742Abstract: A metal oxide semiconductor (MOS) transistor is disclosed. The MOS transistor includes: a semiconductor substrate; a gate disposed on the semiconductor substrate, wherein the gate comprises two sidewalls; a spacer formed on the sidewalls of the gate; a source/drain region disposed in the semiconductor substrate; a silicide layer disposed on top of the gate and the surface of the source/drain region; and a retarded interface layer disposed in the junction between the silicide layer and the gate and source/drain region.Type: GrantFiled: March 26, 2007Date of Patent: July 20, 2010Assignee: United Microelectronics Corp.Inventors: Ming-Tsung Chen, Chang-Chi Huang, Po-Chao Tsao
-
Patent number: 7714435Abstract: A method for fabricating a three dimensional type capacitor is provided. The method includes forming a first insulation layer including first contact layers over a substrate, forming a second insulation layer over the first insulation layer, forming second contact layers by using a material having an etch selectivity different from the first contact layers such that the second contact layers are connected with the first contact layers within the second insulation layer, forming an etch stop layer over the second insulation layer and the second contact layers, forming a third insulation layer over the etch stop layer, etching the third insulation layer and the etch stop layer to form first contact holes exposing the second contact layers, etching the exposed second contact layers to form second contact holes exposing the first contact holes, and forming bottom electrodes over the inner surface of the second contact holes.Type: GrantFiled: January 14, 2009Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sung-Kwon Lee, Myung-Ok Kim
-
Patent number: 7705405Abstract: An advanced gate structure that includes a fully silicided metal gate and silicided source and drain regions in which the fully silicided metal gate has a thickness that is greater than the thickness of the silicided source/drain regions is provided. Methods of forming the advanced gate structure are also provided.Type: GrantFiled: July 6, 2004Date of Patent: April 27, 2010Assignee: International Business Machines CorporationInventors: Glenn A. Biery, Michelle L. Steen
-
Patent number: 7696583Abstract: A thin film transistor and a method of fabricating the same capable of reducing stress of a substrate caused by a metal layer of the drain and source electrodes, the thin film transistor including a substrate; a semiconductor layer disposed on the substrate and including source, drain and channel regions; a gate insulating layer disposed on the substrate including the semiconductor layer; a gate electrode disposed on the gate insulating layer to correspond to the channel region of the semiconductor layer; an interlayer insulating layer disposed on the substrate including the gate electrode, and having contact holes connected with the source and drain regions of the semiconductor layer; and source and drain electrodes connected with the source and drain regions through the contact holes, wherein the source and drain electrodes include a first metal layer, a second metal layer, and a metal oxide layer interposed between the first metal layer and the second metal layer.Type: GrantFiled: September 29, 2006Date of Patent: April 13, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventor: Hyun-Eok Shin
-
Patent number: 7687865Abstract: A method (and system) of reducing contact resistance on a silicon-on-insulator device, including controlling a silicide depth in a source-drain region of the device.Type: GrantFiled: July 17, 2008Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Brian J. Greene, Louis Lu-Chen Hsu, Jack Allan Mandelman, Chun-Yung Sung
-
Publication number: 20100065921Abstract: A semiconductor device with local interconnects is provided. The semiconductor device comprises a first gate line structure and a second gate line structure disposed on a substrate and substantially collinear. A first pair of source/drain regions is formed in the substrate on both sides of the first gate line structure and a second pair of source/drain regions is formed in the substrate on both sides of the second gate line structure. A pair of conductive lines is disposed on the substrate on both sides of the first gate line structure and the second gate line structure, such that each conductive line is connected to one of the first pair of source/drain regions and one of the second pair of source/drain regions.Type: ApplicationFiled: September 17, 2008Publication date: March 18, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Harry CHUANG, Kong-Beng THEI, Sheng-Chen CHUNG, Mong-Song LIANG
-
Publication number: 20100059825Abstract: A method of forming an integrated circuit 68 provides over a diffusion region 28 on a substrate 26 a gate electrode 36. A source electrode is provided by a source local interconnect conductor 30 and a drain electrode is provided by a drain local interconnect conductor 32. An insulator layer 38 is formed over these electrodes and respective electrode openings are formed through the insulator layer 38 so as to provide electrical connection to a Metal1 layer 46, 48, 50. The etching process for the electrode openings is controlled such that the maximum etching depth is insufficient to penetrate through the insulating layer 38 and accordingly short circuit a gate insulator layer 34 provided between the diffusion region 28 and the gate electrode 36. Thus, the gate opening may be positioned over the diffusion region 28.Type: ApplicationFiled: September 10, 2008Publication date: March 11, 2010Inventors: Gregory Munson Yeric, Marlin Wayne Frederick
-
Patent number: 7663191Abstract: In order that a top surface of a gate electrode does not have sharp portions, ends of the top surface of the gate electrode are rounded before refractory metal is deposited for silicidation. This reduces intensive application of film stresses which are generated in heat treatment, enabling formation of a silicide layer with a uniform, sufficient thickness.Type: GrantFiled: July 12, 2005Date of Patent: February 16, 2010Assignee: Panasonic CorporationInventors: Kenshi Kanegae, Akihiko Tsuzumitani, Atsushi Ikeda
-
Patent number: 7659160Abstract: The present invention relates to an field effect transistor (FET) comprising an inverted source/drain metallic contact that has a lower portion located in a first, lower dielectric layer and an upper portion located in a second, upper dielectric layer. The lower portion of the inverted source/drain metallic contact has a larger cross-sectional area than the upper portion. Preferably, the lower portion of the inverted source/drain metallic contact has a cross-sectional area ranging from about 0.03 ?m2 to about 3.15 ?m2, and such an inverted source/drain metallic contact is spaced apart from a gate electrode of the FET by a distance ranging from about 0.001 ?m to about 5 ?m.Type: GrantFiled: October 24, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Michael P. Belyansky, Dureseti Chidambarrao, Lawrence A. Clevenger, Kaushik A. Kumar, Carl Radens
-
Patent number: 7655986Abstract: A method for reducing contact to gate shorts in a semiconductor device and the resulting semiconductor device are described. In one embodiment, a gate is formed on a substrate, a contact is formed on the gate and the substrate, and an insulator is formed between the gate and the contact. The insulator may be formed by oxidizing the gate to form a dielectric between the contact and the gate after the contact is formed on the gate.Type: GrantFiled: December 21, 2006Date of Patent: February 2, 2010Assignee: Intel CorporationInventor: Nadia Rahhal-Orabi
-
Patent number: 7649263Abstract: A semiconductor device including at least one conductive structure is provided. The conductive structure includes a silicon-containing conductive layer, a refractory metal salicide layer and a protection layer. The refractory metal salicide layer is disposed over the silicon-containing conductive layer. The protection layer is disposed over the refractory metal salicide layer. Another semiconductor device including at least one conductive structure is also provided. The conductive structure includes a silicon-containing conductive layer, a refractory metal alloy salicide layer and a protection layer. The refractory metal alloy salicide layer is disposed over the silicon-containing conductive layer. The refractory metal alloy salicide layer is formed from a reaction of silicon of the silicon-containing conductive layer and a refractory metal alloy layer which includes a first refractory metal and a second refractory metal. The protection layer is disposed over the refractory metal alloy salicide layer.Type: GrantFiled: November 23, 2007Date of Patent: January 19, 2010Assignee: United Microelectronics Corp.Inventors: Yu-Lan Chang, Chao-Ching Hsieh, Yi-Yiing Chiang, Yi-Wei Chen, Tzung-Yu Hung
-
Patent number: 7649232Abstract: A p-channel MOS transistor includes source and drain regions of p-type formed in a silicon substrate at respective lateral sides of a gate electrode wherein each of the source and drain regions of p-type includes any of a metal film region and a metal compound film region as a compressive stress source accumulating therein a compressive stress.Type: GrantFiled: July 25, 2005Date of Patent: January 19, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Naoyoshi Tamura, Kazuo Kawamura, Akira Katakami
-
Patent number: 7648871Abstract: The present invention relates to an field effect transistor (FET) comprising an inverted source/drain metallic contact that has a lower portion located in a first, lower dielectric layer and an upper portion located in a second, upper dielectric layer. The lower portion of the inverted source/drain metallic contact has a larger cross-sectional area than the upper portion. Preferably, the lower portion of the inverted source/drain metallic contact has a cross-sectional area ranging from about 0.03 ?m2 to about 3.15 ?m2, and such an inverted source/drain metallic contact is spaced apart from a gate electrode of the FET by a distance ranging from about 0.001 ?m to about 5 ?m.Type: GrantFiled: October 21, 2005Date of Patent: January 19, 2010Assignee: International Business Machines CorporationInventors: Michael P. Belyansky, Dureseti Chidambarrao, Lawrence A. Clevenger, Kaushik A. Kumar, Carl Radens
-
Patent number: 7615828Abstract: In a first aspect, a first apparatus is provided. The first apparatus is a semiconductor device on a substrate that includes (1) a first metal-oxide-semiconductor field-effect transistor (MOSFET); (2) a second MOSFET coupled to the first MOSFET, wherein portions of the first and second MOSFETs form first and second bipolar junction transistors (BJTs) which are coupled into a loop; and (3) a conductive region that electrically couples a source diffusion region of the first or second MOSFET with a doped well region below the source diffusion region. The conductive region is adapted to prevent an induced current from forming in the loop. Numerous other aspects are provided.Type: GrantFiled: July 10, 2006Date of Patent: November 10, 2009Assignee: International Business Machines CorporationInventors: Jack A. Mandelman, William R. Tonti
-
Patent number: 7554162Abstract: A thin film transistor substrate includes an upper electrode for electrically connecting a transparent picture element electrode to the thin film transistor. The upper electrode includes at least a first metal layer and a second metal layer formed on the first metal layer. The second metal layer has a lower reflectance than the first metal layer and the first metal layer has a region not overlapped by the second metal layer.Type: GrantFiled: June 23, 2004Date of Patent: June 30, 2009Assignee: NEC CorporationInventors: Kenichi Hayashi, Hirofumi Shimamoto, Tadahiro Matsuzaki
-
Publication number: 20090140342Abstract: Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate electrodes formed on corresponding side walls of the laminated bodies with gate insulating films interposed therebetween. In each vertical MISFET, the lower semiconductor layer constitutes a drain, the intermediate semiconductor layer constitutes a substrate (channel region), and the upper semiconductor layer constitutes a source. The lower semiconductor layer, the intermediate semiconductor layer and the upper semiconductor layer are each comprised of a silicon film. The lower semiconductor layer and the upper semiconductor layer are doped with a p type and constituted of a p type silicon film.Type: ApplicationFiled: February 2, 2009Publication date: June 4, 2009Inventors: Hiraku CHAKIHARA, Kousuke Okuyama, Masahiro Moniwa, Makoto Mizuno, Keiji Okamoto, Mitsuhiro Noguchi, Tadanori Yoshida, Yasuhiko Takahshi, Akio Nishida
-
Patent number: 7541653Abstract: Disclosed are a mask ROM device and a method of forming the same. This device includes a plurality of cells. At least one among the plurality of cells is programmed. The programmed cell includes a cell gate pattern, cell source/drain regions, a cell insulating spacer, a cell metal silicide, and a cell metal pattern. The cell metal pattern is extended along a surface of a cell capping pattern being the uppermost layer of the cell insulating spacer and the cell gate pattern to be electrically connected to cell metal silicide at opposing sides of the cell gate pattern.Type: GrantFiled: June 21, 2005Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Kyoung-Hwan Kim
-
Publication number: 20090134471Abstract: One embodiment relates to an integrated circuit that includes at least one semiconductor device. The integrated circuit includes a first contact associated with a first terminal of the semiconductor device. The first contact spans a dielectric layer and couples the first terminal to an interconnect line that communicates signals horizontally on the integrated circuit, where the interconnect line has a first composition. The integrated circuit further includes a second contact associated with a second terminal of the semiconductor device. The second contact spans the dielectric layer and couples the second terminal to a landing pad to which a via is coupled, where the landing pad has a second composition that differs from the first composition. Other circuits and methods are also disclosed.Type: ApplicationFiled: November 26, 2007Publication date: May 28, 2009Inventors: Amitava Chatterjee, Howard Tigelaar, Victor Sutcliffe
-
Patent number: 7538398Abstract: The present invention discloses a semiconductor source/drain contact structure, which comprises a substrate, a source/drain region disposed in the substrate, at least one non-silicided conductive layer including a barrier layer disposed over and in contact with the source/drain region, and one or more contact hole filling metals disposed over and in contact with the at least one non-silicided conductive layer, wherein a first contact area between the at least one non-silicided conductive layer and the source/drain region is substantially larger than a second contact area between the one or more contact hole filling metals and the at least one non-silicided conductive layer.Type: GrantFiled: June 21, 2007Date of Patent: May 26, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Hu Ke, Ching-Ya Wang, Wen-Chin Lee
-
Patent number: 7514714Abstract: A thin film power transistor includes a plurality of first doped regions over a substrate and a second doped region forming a body. At least a portion of the body is disposed between the plurality of first doped regions. The thin film power transistor also includes a gate over the substrate. The thin film power transistor further includes a dielectric layer, at least a portion of which is disposed between (i) the gate and (ii) the first and second doped regions. In addition, the thin film power transistor includes a plurality of contacts contacting the plurality of first doped regions, where the plurality of first doped regions forms a source and a drain of the thin film power transistor. The first doped regions could represent n-type regions (such as N? regions), and the second doped region could represent a p-type region (such as a P? region). The first doped regions could also represent p-type regions, and the second doped region could represent an n-type region.Type: GrantFiled: February 16, 2006Date of Patent: April 7, 2009Assignee: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Patent number: 7498640Abstract: A method (and structure formed thereby) of forming a metal silicide contact on a non-planar silicon containing region having controlled consumption of the silicon containing region, includes forming a blanket metal layer over the silicon containing region, forming a silicon layer over the metal layer, etching anisotropically and selectively with respect to the metal the silicon layer, reacting the metal with silicon at a first temperature to form a metal silicon alloy, etching unreacted portions of the metal layer, annealing at a second temperature to form an alloy of metal-Si2, and selectively etching the unreacted silicon layer.Type: GrantFiled: May 15, 2003Date of Patent: March 3, 2009Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Kevin K. Chan, Guy Moshe Cohen, Kathryn Wilder Guarini, Christian Lavoie, Paul Michael Solomon, Ying Zhang
-
Publication number: 20090039441Abstract: Devices comprising, and method for fabricating, a MOSFET with a metal gate electrode are disclosed. In one embodiment, the MOSFET includes a first doped region configured to receive current from a current source, a second doped region configured to drain current from the first doped region when an electric field is modified between the first doped region and the second doped region, and a gate electrode configured to modify the electric field. The gate electrode may include a high-k layer, a hafnium-based metal layer formed above the high-k layer, and a polysilicon layer formed above the hafnium-based metal layer. In a further embodiment, the gate electrode further comprises a titanium-based metal layer formed between the hafnium-based metal layer and the polysilicon layer.Type: ApplicationFiled: August 10, 2007Publication date: February 12, 2009Inventors: Hongfa Luna, Kisik Choi, Prashant Majhi, Husam Alshareef, Huang-Chun Wen, Rusty Harris, Byoung Hun Lee
-
Patent number: 7485960Abstract: A semiconductor device of the invention includes a semiconductor element (1), an interposer (5) having electrodes (2) arranged on a top face thereof in four directions and external electrodes (4) arranged on a bottom face thereof with the semiconductor element (1) mounted on the top face thereof, an adhesive material (6) fixing the semiconductor element (1) to the interposer (5), metal nanowires (7) electrically connecting between electrodes of the semiconductor element (1) and the electrodes (2) of the interposer (5), an insulating material (8) sealing a region containing the semiconductor element (1) and the metal nanowires (7), and metal balls (9) mounted on the external electrodes (4). Patterns (10) are designed on corners of a region surrounded by electrodes (2) arranged on the interposer (5) in four directions.Type: GrantFiled: October 5, 2006Date of Patent: February 3, 2009Assignee: Panasonic CorporationInventor: Masashi Funakoshi
-
Publication number: 20080315322Abstract: A method for manufacturing a semiconductor device. The method comprises forming a metal layer on a silicon-containing layer located on a semiconductor substrate. The method also comprises reacting a portion of the metal layer with the silicon-containing layer to form a metal silicide layer. The method further comprises removing an unreacted portion of the metal layer on the metal silicide layer by a removal process. The removal process includes delivering a flow of an acidic solution to a surface of the unreacted portion of the metal layer, wherein the acidic solution delivered to the surface is substantially gas-free.Type: ApplicationFiled: June 25, 2007Publication date: December 25, 2008Applicant: Texas Instruments IncorporatedInventors: Yaw S. Obeng, Murlidhar Bashyam, Srinivasa Raghavan
-
Publication number: 20080315321Abstract: The present invention discloses a semiconductor source/drain contact structure, which comprises a substrate, a source/drain region disposed in the substrate, at least one non-silicided conductive layer including a barrier layer disposed over and in contact with the source/ drain region, and one or more contact hole filling metals disposed over and in contact with the at least one non-silicided conductive layer, wherein a first contact area between the at least one non-silicided conductive layer and the source/drain region is substantially larger than a second contact area between the one or more contact hole filling metals and the at least one non-silicided conductive layer.Type: ApplicationFiled: June 21, 2007Publication date: December 25, 2008Inventors: Chung-Hu Ke, Ching-Ya Wang, When-Chin Lee
-
Patent number: 7446044Abstract: Switches having an in situ grown carbon nanotube as an element thereof, and methods of fabricating such switches. A carbon nanotube is grown in situ in mechanical connection with a conductive substrate, such as a heavily doped silicon wafer or an SOI wafer. The carbon nanotube is electrically connected at one location to a terminal. At another location of the carbon nanotube there is situated a pull electrode that can be used to elecrostatically displace the carbon nanotube so that it selectively makes contact with either the pull electrode or with a contact electrode. Connection to the pull electrode is sufficient to operate the device as a simple switch, while connection to a contact electrode is useful to operate the device in a manner analogous to a relay. In various embodiments, the devices disclosed are useful as at least switches for various signals, multi-state memory, computational devices, and multiplexers.Type: GrantFiled: September 19, 2006Date of Patent: November 4, 2008Assignee: California Institute of TechnologyInventors: Anupama B. Kaul, Eric W. Wong, Richard L. Baron, Larry Epp
-
Patent number: 7432560Abstract: A metal oxide semiconductor field effect transistor (MOSFET) includes a body pattern of a first conductivity type disposed on an insulating layer. A gate electrode is disposed on the body pattern. A drain region of a second conductivity type is disposed on the insulating layer and having a sidewall in contact with a first sidewall of the body pattern. An impurity-doped region of the first conductivity type is disposed on the insulating layer and having a sidewall in contact with a second sidewall of the body pattern. The MOSFET further includes a source region of the second conductivity type disposed on the impurity-doped region and having a sidewall in contact with the second sidewall of the body pattern, and a contact plug extending through the source region to contact the impurity-doped region.Type: GrantFiled: July 12, 2005Date of Patent: October 7, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hoon Lim, Soon-Moon Jung, Won-Seok Cho, Jae-Hun Jeong
-
Publication number: 20080237738Abstract: The present invention relates generally to integrated circuits, a cell, a cell arrangement, a method for manufacturing an integrated circuit, a method for manufacturing a cell arrangement and a memory module. In an embodiment of the invention, an integrated circuit having a cell is provided. The cell includes a first source/drain region, a second source/drain region, an active region between the first source/drain region and the second source/drain region, a gate insulating region disposed above the active region, a gate region disposed above the gate insulating region, and at least one metal structure below the first source/drain region or the second source/drain region.Type: ApplicationFiled: March 27, 2007Publication date: October 2, 2008Inventors: Christoph Andreas Kleint, Dirk Manger, Nicolas Nagel, Andreas Taeuber
-
Publication number: 20080203495Abstract: An integrated circuit for reducing the electromigration effect. The IC includes a substrate and a power transistor which has first and second source/drain regions. The IC further includes first, second, and third electrically conductive line segments being (i) directly above the first source/drain region and (ii) electrically coupled to the first source/drain region through first contact regions and second contact regions, respectively. The first and second electrically conductive line segments (i) reside in a first interconnect layer of the integrated circuit and (ii) run in the reference direction. The IC further includes an electrically conductive line being (i) directly above the first source/drain region, (ii) electrically coupled to the first and second electrically conductive line segments through a first via and a second via, respectively, (iii) resides in a second interconnect layer of the integrated circuit, and (iv) runs in the reference direction.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Anthony Kendall Stamper, Timothy Dooling Sullivan, Ping-Chuan Wang
-
Publication number: 20080191288Abstract: In a semiconductor device including a transistor having an embedded gate, and methods of manufacturing the same, a substrate is divided into first and second regions. A gate trench is formed in the first region, a first gate structure partially fills the gate trench and a passivation layer pattern is provided inside the gate trench and positioned on the first gate structure. A first source/drain is provided adjacent to sidewalls of the first gate structure. A second gate structure is provided in the second region and has a silicon oxide layer, a conductive layer pattern and a metal silicide layer pattern stacked on the conductive layer pattern. A second source/drain is provided adjacent to sidewalls of the second gate structure. Defects due to formation of reactants may be reduced in a formation process of the above-described semiconductor device, improving reliability and operating characteristics.Type: ApplicationFiled: February 12, 2008Publication date: August 14, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Hyun KWON, Jae-Seung HWANG, Jun SEO, Sung-Il CHO, Sang-Joon PARK, Eun-Young KANG, Hyun-Chul KIM, Jung-Hoon CHAE
-
Patent number: 7411258Abstract: A structure relating to removal of an oxide of titanium generated as a byproduct of a process that forms cobalt disilicide within an insulated-gate field effect transistor (FET). The structure may comprise a layer of cobalt disilicide that is substantially free of cobalt monosilicide, with substantially no stringer of an oxide of titanium on the layer of cobalt disilicide. The structure may alternatively comprise a layer of cobalt disilicide, a patch of an oxide of titanium, and a reagent in contact with the patch at a temperature and for a period of time. The layer is substantially free of cobalt monosilicide. The patch is on the layer of cobalt disilicide. The reagent is adapted to remove the patch within the period of time. The reagent does not chemically react with the layer of cobalt disilicide, and the reagent comprises water, ammonium hydroxide, and hydrogen peroxide.Type: GrantFiled: August 27, 2001Date of Patent: August 12, 2008Assignee: International Business Machines CorporationInventors: David Paul Agnello, Mary Conroy Bushey, Donna K. Johnson, Jerome Brett Lasky, Peter James Lindgren, Kirk David Peterson
-
Patent number: 7405449Abstract: A semiconductor device includes a semiconductor substrate, and a MOS transistor provided on the semiconductor substrate and having a channel type of a first conductivity, the MOS transistor comprising a semiconductor region of the first conductivity type including first and second channel regions, gate insulating films provided on the first and second channel regions, a gate electrode provided on the gate insulating films, and first and second source/drain regions which are located at a distance from each other so as to sandwich the first and second channel regions, the first and second source/drain regions contacting the semiconductor region of the first conductivity type and forming a Schottky junction.Type: GrantFiled: September 28, 2005Date of Patent: July 29, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Atsushi Yagishita
-
Publication number: 20080157219Abstract: In the manufacture of a semiconductor device having a high-performance and high-reliability, a silicon nitride film 17 for self alignment, which film is formed to cover the gate electrode of a MISFET, is formed at a substrate temperature of 400° C. or greater by plasma CVD using a raw material gas including monosilane and nitrogen. A silicon nitride film 44 constituting a passivation film is formed at a substrate temperature of about 350° C. by plasma CVD using a raw material gas including monosilane, ammonia and nitrogen. The hydrogen content contained in the silicon nitride film 17 is smaller than that contained in the silicon nitride film 44, making it possible to suppress hydrogen release from the silicon nitride film 17.Type: ApplicationFiled: March 12, 2008Publication date: July 3, 2008Inventors: Tsuyoshi FUJIWARA, Masahiro Ushiyama, Katsuhiko Ichinose, Naohumi Ohashi, Tetsuo Saito
-
Patent number: 7391086Abstract: Conductive contacts and methods for fabricating conductive contacts for electrochemical mechanical planarization are provided. A conductive contact in accordance with an exemplary embodiment of the invention includes, but is not limited to, a first conductive surface formed of a flexible material, a conductive element that is disposed remote from the first conductive surface and that is configured for electrical coupling to an external circuit, and an intermediate portion that electrically couples the first conductive surface and the conductive element.Type: GrantFiled: June 28, 2006Date of Patent: June 24, 2008Assignee: Novellus Systems, Inc.Inventors: John Drewery, Francisco Juarez, Henner Meinhold
-
Publication number: 20080142901Abstract: A method of manufacture of a semiconductor device includes forming a gate insulating film and gate electrode made of polycrystalline silicon over a semiconductor substrate; implanting ions into the semiconductor substrate to form a semiconductor region as a source or drain; forming a cobalt film and a titanium nitride film over the semiconductor substrate to cover the gate electrode; carrying out annealing to cause a reaction between Co and Si and the semiconductor region to form a CoSi layer; carrying out wet cleaning to remove the titanium nitride film and unreacted cobalt film to leave the CoSi layer over the gate electrode and semiconductor region; carrying out annealing to cause a reaction between the CoSi layer and the gate electrode and semiconductor region to form a CoSi2 layer; carrying out HPM cleaning; and forming over the semiconductor substrate a silicon nitride film by low-pressure CVD to cover the gate electrode.Type: ApplicationFiled: February 8, 2008Publication date: June 19, 2008Inventors: Shuji MATSUO, Katsuhiro Uchimura, Yasuko Yoshida, Kota Funayama, Yutaka Takeshima
-
Patent number: 7385260Abstract: The present invention provides a semiconductor device having a silicide thin film and method of forming the same. A semiconductor device comprises a gate insulation layer formed on an active region of a semiconductor substrate. A gate electrode is formed on the gate insulation layer. An impurity region is formed in the active region adjacent the gate electrode. A silicide thin film such as a cobalt silicide thin film is formed to a thickness of less than approximately 200 ? in the impurity region.Type: GrantFiled: April 21, 2004Date of Patent: June 10, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Shin Kwon, Joon-Yong Joo, Kwang-Ok Koh, Sung-Bong Kim