Recessed Into Semiconductor Surface Patents (Class 257/396)
-
Patent number: 7091092Abstract: A method for forming a self-aligned, recessed channel, MOSFET device that alleviates problems due to short channel and hot carrier effects while reducing inter-electrode capacitance is described. A thin pad oxide layer is grown overlying the substrate and a gate recess, followed by deposition of a thick silicon nitride layer filling the gate recess. The top surface is planarized exposing the pad oxide layer. An additional oxide layer is grown, thickening the pad oxide layer. A portion of the silicon nitride layer is etched away and additional oxide layer is again grown. This forms a tapered oxide layer along the sidewalls of the gate recess. The remaining silicon nitride layer is removed. The oxide layer at the bottom of the gate recess is removed and a gate dielectric layer is grown. Gate polysilicon is deposited filling the gate recess. S/D implantations, metallization, and passivation complete fabrication of the device.Type: GrantFiled: February 5, 2002Date of Patent: August 15, 2006Assignees: Chartered Semiconductor Manufacturing Ltd., National University of SingaporeInventors: Sneedharan Pillai Sneelal, Francis Poh, James Lee, Alex See, C. K. Lau, Ganesh Shankar Samudra
-
Patent number: 7075152Abstract: A semiconductor storage device comprises a semiconductor substrate; an insulating layer formed on the semiconductor substrate; a first semiconductor layer formed on the insulating layer and insulated from the semiconductor substrate; memory cells each having a source region of a first conduction type and a drain region of the first conduction type both formed in the first semiconductor layer, and having a body of a second conduction type formed in the first semiconductor layer between the source region and the drain region, said memory cells being capable of storing data by accumulating or releasing electric charge in or from their respective body regions; memory cell lines each including a plurality of said memory cells aligned in the channel lengthwise direction; and a memory cell array including a plurality of said memory cell lines aligned in a channel widthwise direction of the memory cells, wherein said memory cells on a common memory cell line are aligned to uniformly orient the directions from their sType: GrantFiled: May 13, 2004Date of Patent: July 11, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Takashi Ohsawa
-
Patent number: 7067890Abstract: A method of forming an oxide region in a semiconductor device includes the steps of forming a plurality of trenches in a semiconductor layer of the device, the trenches being formed in close relative proximity to one another, and oxidizing the semiconductor layer such that an insulating layer is formed on at least sidewalls and bottom walls of the trenches. The trenches are configured such that the insulating layer formed as a result of the oxidizing step substantially fills the trenches and substantially consumes the semiconductor layer between corresponding pairs of adjacent trenches. In this manner, a substantially continuous oxide region is formed throughout the plurality of trenches.Type: GrantFiled: September 29, 2004Date of Patent: June 27, 2006Assignee: Agere Systems Inc.Inventors: Muhammed Ayman Shibib, Shuming Xu
-
Patent number: 7030498Abstract: A semiconductor device with p-channel MOS transistor having: a gate insulating film of nitrogen-containing silicon oxide; a gate electrode of boron-containing silicon; side wall spacers on side walls of the gate electrode, comprising silicon oxide; an interlayer insulating film having a planarized surface; a wiring trench and a contact via hole formed in the interlayer insulating film; a copper wiring pattern including an underlying barrier layer and an upper level copper region, and filled in the wiring trench; and a silicon carbide layer covering the copper wiring pattern. A semiconductor device has the transistor structure capable of suppressing NBTI deterioration.Type: GrantFiled: September 20, 2004Date of Patent: April 18, 2006Assignee: Fujitsu LimitedInventors: Katsumi Kakamu, Yoshihiro Takao
-
Patent number: 7023063Abstract: A method referred to as a “cellular damascene method” utilizes a multiplicity of regularly arranged closed cavities referred to as “cells”, which are produced in a patterning layer. The dimensions of the cavities are on the order of magnitude of the microstructures to be produced. Selected cavities are opened by providing a mask and partitions situated between adjacent opened cavities are removed to provide trenches and holes which are filled with the material of the microstructure to be fabricated. Protruding material is removed by means of a chemical-mechanical polishing step. The microstructures are, in particular, interconnects and contact holes of integrated circuit.Type: GrantFiled: October 25, 2004Date of Patent: April 4, 2006Assignee: Infineon Technologies AGInventors: Zvonimir Gabric, Werner Pamler, Siegfried Schwarzl
-
Patent number: 7019392Abstract: A storage apparatus 10 is disclosed, that comprises a wiring substrate 11 having a first surface and a second surface, a flat type external connection terminal 12a disposed on the first surface of the wiring substrate 11, a semiconductor device 14 disposed on the second surface of the wiring substrate 11 and having a connection terminal 14a connected to the flat type external connection terminal 12a, a molding resin 15 for coating the semiconductor device 14 on the second surface of the wiring substrate 11, a card type supporting frame 10a having a concave portion or a hole portion fitting the wiring substrate 11, the semiconductor device 14, and the molding resin 15 in such a manner that the flat type external connection terminal 12a is exposed to the first surface of the wiring substrate 11, and adhesive resin a adhering integrally the flat type external connection terminal 12a, the wiring substrate 11, the semiconductor device 14, the molding resin 15, and the card type supporting frame 10a.Type: GrantFiled: August 14, 2003Date of Patent: March 28, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Iwasaki
-
Patent number: 7009271Abstract: A semiconductor memory device provides non-volatile memory with a memory array having an alternating Vss interconnection. Using the alternating Vss interconnection, a low implant dosage is added to a region proximate to the lower areas of an STI region, such as beneath the STI region, to ameliorate the problem of low Vss conductivity by providing an adequate number of multiple current paths over several Vss lines. However, non-adjacent STI regions, rather than adjacent STI region, receive the implant. Alternating Vss lines are interconnected by thus implanting under every other STI region. This alternating Vss interconnection imparts an adequately high Vss conductivity, yet without diffusion areas merging to isolate the associated memory device or contaminating the drains and maintains scalability.Type: GrantFiled: April 13, 2004Date of Patent: March 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Richard Fastow
-
Patent number: 7002210Abstract: On a semiconductor substrate, a well is formed. In the well, one MOS transistor including a gate electrode, a source region, a source field limiting layer and a source/drain region, and another MOS transistor including a gate electrode, a drain electrode, a drain field limiting layer and a source/drain region are formed. The one and another MOS transistors are connected in series through the source/drain region common to the two transistors. Accordingly, a semiconductor device can be provided in which increase in pattern layout area is suppressed when elements including a high-breakdown voltage MOS transistor are to be connected in series.Type: GrantFiled: July 3, 2003Date of Patent: February 21, 2006Assignee: Renesas Technology Corp.Inventor: Masatoshi Taya
-
Patent number: 6995439Abstract: Porous dielectric layers are produced by introducing small vertical or columnar gaps in pre-formed layers of dense dielectric. The pores may be formed by a special process that is different from the processes employed to form metal lines and other features on a VLSI device. Further, the columnar gaps may be produced after the planarization process for a particular layer has been completed. Then, after the pores are formed, they are capped by depositing another layer of material. In this manner, the newly porous layer is protected from direct exposure to the pressure of subsequent planarization processes. In alternative embodiments, the processes described herein are applied to introduce pores into a pre-formed layer of semiconductor to produce a porous semiconductor layer.Type: GrantFiled: March 17, 2004Date of Patent: February 7, 2006Assignee: Novellus Systems, Inc.Inventors: Richard S. Hill, Willibrordus Gerardus Maria van den Hoek, Robert H. Havemann
-
Patent number: 6995438Abstract: A semiconductor device includes a substrate and an insulating layer formed on the substrate. A conductive fin may be formed on the insulating layer. Fully silicided source and drain regions may be formed adjacent to the fin. A metal gate may be formed over a portion of the fin via a damascene process.Type: GrantFiled: October 1, 2003Date of Patent: February 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6991978Abstract: A word line structure with a single-sided partially recessed gate structure. The word line structure includes a gate structure, a first gate spacer, and a second gate spacer. The gate structure includes a gate dielectric layer, a first gate layer, a second gate layer, and a gate capping layer and has a recess region adjacent to one of opposing sidewalls of the second gate layer. The first gate spacer is disposed over opposing sidewalls of the gate dielectric layer and the first gate layer. The second gate spacer is disposed over opposing sidewalls of the gate structure and covers the first gate spacer. A method for forming a word line structure with a single-sided partially recessed gate structure is also disclosed.Type: GrantFiled: June 1, 2004Date of Patent: January 31, 2006Assignee: Nanya Technology CorporationInventors: Shih-Fan Kuan, Kuo-Chien Wu
-
Patent number: 6963113Abstract: A new method for forming a silicon-on-insulator MOSFET while eliminating floating body effects is described. A silicon-on-insulator substrate is provided comprising a silicon semiconductor substrate underlying an oxide layer underlying a silicon layer. A first trench is etched partially through the silicon layer and not to the underlying oxide layer. Second trenches are etched fully through the silicon layer to the underlying oxide layer wherein the second trenches separate active areas of the semiconductor substrate and wherein one of the first trenches lies within each of the active areas. The first and second trenches are filled with an insulating layer. Gate electrodes and associated source and drain regions are formed in and on the silicon layer in each active area. An interlevel dielectric layer is deposited overlying the gate electrodes. First contacts are opened through the interlevel dielectric layer to the underlying source and drain regions.Type: GrantFiled: August 10, 2004Date of Patent: November 8, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Ting Cheong Ang, Sang Yee Loong, Shyue Fong Quek, Jun Song
-
Patent number: 6958518Abstract: The present invention provides a semiconductor device and a method of manufacture therefor. The semiconductor device includes a semiconductor substrate having a gate formed there over. The semiconductor device further includes an isolation region having at least one source/drain region formed there over.Type: GrantFiled: June 15, 2001Date of Patent: October 25, 2005Assignee: Agere Systems Inc.Inventor: Ian Wylie
-
Patent number: 6956263Abstract: Field effect transistor structures include a channel region formed in a recessed portion of a substrate. The recessed channel portion permits the use of relatively thicker source/drain regions thereby providing lower source/drain extension resistivity while maintaining the physical separation needed to overcome various short channel effects. The surface of the recessed channel portion may be of a rectangular, polygonal, or curvilinear shape. In a further aspect of the present invention, transistors are manufactured by a process in which a damascene layer is patterned, the channel region is recessed by etch that is self-aligned to the patterned damascene layer, and the gate electrode is formed by depositing a material over the channel region and patterned damascene layer, polishing off the excess gate electrode material and removing the damascene layer.Type: GrantFiled: December 28, 1999Date of Patent: October 18, 2005Assignee: Intel CorporationInventor: Kaizad R. Mistry
-
Patent number: 6914310Abstract: A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a silicon substrate having an electrically isolated active area. A gate oxide, as well as other components of a FET (e.g., source, drain) are formed in the active area. A self aligned floating gate is formed by depositing a conductive layer (e.g., polysilicon) into the recess and over the gate oxide. The conductive layer is then chemically mechanically planarized to an endpoint of the isolation layer so that all of the conductive layer except material in the recess and on the gate oxide is removed. Following formation of the floating gate an insulating layer is formed on the floating gate and a control gate is formed on the insulating layer.Type: GrantFiled: February 26, 2004Date of Patent: July 5, 2005Assignee: Micron Technology, Inc.Inventors: Trung Tri Doan, Tyler A. Lowrey
-
Patent number: 6906355Abstract: A semiconductor device having guard grooves uniformly filled with a semiconductor filler is provided. The four corners of a rectangular ring-shaped guard groove meet at right angles, and outer and inner auxiliary diffusion regions both rounded are connected to the four corners. Since the guard grooves do not have to be rounded, the plane orientation of a silicon single crystal exposed inside the guard grooves can be all {100}. Therefore, epitaxial growth in the guard grooves is uniformly carried out, and the grooves are filled with guard regions without defects.Type: GrantFiled: October 3, 2003Date of Patent: June 14, 2005Assignee: Shindengen Electric Manufacturing Co., Ltd.Inventors: Toru Kurosaki, Hiroaki Shishido, Mizue Kitada, Shinji Kunori, Kosuke Ohshima
-
Patent number: 6894350Abstract: A semiconductor device, methods for manufacturing the semiconductor device, and an integrated circuit including the semiconductor device are disclosed. The semiconductor device includes an LDMOS transistor and a MOS transistor, both formed simultaneously on a same substrate. The gate electrodes and the gate oxide layers of the LDMOS and the MOS are formed independently from one another. The source and drain regions of the LDMOS and the MOS are respectively formed in a self-aligned manner. In this way, the LDMOS and the MOS can be formed, in an effective manner, while sustaining the respective desired characteristics.Type: GrantFiled: July 23, 2004Date of Patent: May 17, 2005Assignee: Ricoh Company, Ltd.Inventors: Akira Shimizu, Takaaki Negoro
-
Patent number: 6894354Abstract: An isolation trench in a semiconductor includes a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle. A second isolation trench portion extends within and below the first isolation trench portion. The second isolation trench portion has a second depth and includes a second sidewall. The second sidewall intersects the first sidewall at an angle with respect to the surface that is greater than the first angle. A dielectric material fills the first and second isolation trench portions.Type: GrantFiled: November 8, 2001Date of Patent: May 17, 2005Assignees: Micron Technology, Inc., KMT Semiconductor, LTDInventors: Keiji Jono, Hirokazu Ueda, Hiroyuki Watanabe
-
Patent number: 6885084Abstract: A process is described for manufacturing an improved PMOS semiconductor transistor. Recesses are etched into a layer of epitaxial silicon. Source and drain films are deposited in the recesses. The source and drain films are made of an alloy of silicon and germanium. The alloy is epitaxially deposited on the layer of silicon. The alloy thus has a lattice having the same structure as the structure of the lattice of the layer of silicon. However, due to the inclusion of the germanium, the lattice of the alloy has a larger spacing than the spacing of the lattice of the layer of silicon. The larger spacing creates a stress in a channel of the transistor between the source and drain films. The stress increases IDSAT and IDLIN of the transistor. An NMOS transistor can be manufactured in a similar manner by including carbon instead of germanium, thereby creating a tensile stress.Type: GrantFiled: July 23, 2003Date of Patent: April 26, 2005Assignee: Intel CorporationInventors: Anand Murthy, Robert S. Chau, Tahir Ghani, Kaizad R. Mistry
-
Patent number: 6881998Abstract: A semiconductor device of the present invention includes a semiconductor substrate including an active region and an isolating region provided so as to enclose the active region; a capacitance insulating film that is provided on the active region and has a boundary portion in contact with the isolating region; an upper electrode provided on the capacitance insulating film so as to be spaced away from the isolating region; an electrode pad provided on the isolating region; a lead conductive film provided over a part of the capacitance insulating film and a part of the isolating region for connecting the upper electrode and the electrode pad; and an interlayer insulating film provided over the substrate.Type: GrantFiled: September 24, 2001Date of Patent: April 19, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Shinichi Imai
-
Patent number: 6882025Abstract: A semiconductor device includes a region of semiconductor material with first and second isolation trenches formed therein. The first isolation trench is lined with a first material having a low oxygen diffusion rate and is filled with an insulating material. The second isolation trench is not lined with the first material but is filled with an insulating material. A first transistor is formed adjacent the first isolation region and a second transistor formed adjacent the second isolation region.Type: GrantFiled: April 25, 2003Date of Patent: April 19, 2005Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yee-Chia Yeo, Chih-Hsin Ko, Wen-Chin Lee, Chenming Hu
-
Patent number: 6873021Abstract: A drain-extended MOS transistor in a semiconductor wafer (300) of a first conductivity type comprises a first well (315) of the first conductivity type, operable as the extension of the transistor drain (305) of the first conductivity type, and covered by a first insulator (312) having a first thickness, and further a second well (302) of the opposite conductivity type, intended to contain the transistor source (304) of the first conductivity type, and covered by a second insulator (311) thinner than said first insulator (312). First and second wells form a junction (330) that terminates (320, 321) at the second insulator. The first well has a region (360) in the proximity of the junction termination, which has a higher doping concentration than the remainder of the first well and extends not deeper than the first insulator thickness.Type: GrantFiled: December 2, 2003Date of Patent: March 29, 2005Assignee: Texas Instruments IncorporatedInventors: Jozef C. Mitros, Imran Khan, Taylor R. Efland
-
Patent number: 6864547Abstract: The present invention provides a semiconductor device and a method of manufacture therefor. The semiconductor device includes a channel region located in a semiconductor substrate and a trench located adjacent a side of the channel region. The semiconductor device further includes an isolation structure located in the trench, and a source/drain region located over the isolation structure.Type: GrantFiled: June 15, 2001Date of Patent: March 8, 2005Assignee: Agere Systems Inc.Inventors: John A. Michejda, Ian Wylie
-
Patent number: 6849886Abstract: A CMOS image sensor and a method for manufacturing the same, capable of preventing an interface between an active region and a field region in the CMOS image sensor from being damaged by ion implantation. The method comprises the steps of depositing a sacrificial oxide layer and a hard mask layer on a semiconductor substrate; etching the sacrificial oxide layer and the hard mask layer to form a mask pattern; etching the substrate to a predetermined depth to form a trench; depositing an isolating material in the trench and planarizing it until substantially coplanar with the hard mask layer; removing the hard mask layer to leave a protrusion in the isolating layer; depositing an insulating layer on the substrate and isolating layer; and etching the insulating layer and the sacrificial oxide layer sufficiently to form a spacer mask and expose the surface of the substrate.Type: GrantFiled: December 23, 2003Date of Patent: February 1, 2005Assignee: Dongbu Electronics Co., Ltd.Inventor: Chang Hun Han
-
Patent number: 6841837Abstract: A semiconductor device has: a gate insulator film of a transistor formed in a predetermined region on a region of a first conductivity type; a gate electrode of the transistor formed on the gate insulator film; a diffusion layer of a second conductivity type formed on both sides of the gate insulator film on the region of the first conductivity type; and a diffusion layer of the first conductivity type formed on the region of the first conductivity type so as to surround the gate insulator film and the diffusion layer of the second conductivity type. The diffusion layer of the first conductivity type has a higher impurity concentration than the region of the first conductivity type. In such a semiconductor device, the diffusion layer of the first conductivity type is formed so as to be separated from the gate insulator film.Type: GrantFiled: January 25, 2001Date of Patent: January 11, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukihiro Inoue
-
Patent number: 6838707Abstract: A bi-directional silicon controlled rectifier formed in a silicon layer and disposed over shallow trench isolations and therefore electrically isolated from the substrate to be insensitive to substrate noise for electrostatic discharge protection an electrostatic discharge protection device that includes a semiconductor substrate, including a first p-type portion, a first n-type portion contiguous with the first p-type portion, a second p-type portion contiguous with the first p-type portion and the first n-type portion, a second n-type portion, a third p-type portion, a third n-type portion contiguous with the third p-type portion, and a fourth p-type portion contiguous with the third p-type portion and the third n-type portion, wherein at least one of the first p-type portion, second p-type portion, third p-type portion, fourth p-type portion, first n-type portion, second n-type portion, and third n-type portion overlaps the isolation structure.Type: GrantFiled: May 6, 2002Date of Patent: January 4, 2005Assignee: Industrial Technology Research InstituteInventor: Chyh-Yih Chang
-
Patent number: 6835985Abstract: A transistor structure is provided for ESD protection in an integrated circuit device. A semiconductor substrate has source and drain diffusion regions and respective source and drain wells under the source and drain diffusion regions. A shallow trench isolation formed over the semiconductor substrate and into the semiconductor substrate separates the source and drain diffusion regions and a portion of the source and drain wells. Source and drain contact structures respectively formed on the shallow trench isolation over the source and drain diffusion regions and extend through the shallow trench isolation to contact the source and drain diffusion regions. An ion implantation is performed through the contact openings into the bottoms of the source and drain wells to control the device trigger voltage and position the discharge current far away from the surface, which increases the device ESD performance significantly.Type: GrantFiled: December 9, 2000Date of Patent: December 28, 2004Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jun Cai, Guang Ping Hua, Jun Song, Keng Foo Lo
-
Patent number: 6831313Abstract: A ferroelectric memory (436) includes a plurality of memory cells (73, 82, 100) each containing a ferroelectric thin film (15) including a microscopically composite material having a ferroelectric component (18) and a dielectric component (19), the dielectric component being a different chemical compound than the ferroelectric component. The dielectric component is preferably a fluxor, i.e., a material having a higher crystallization velocity than the ferroelectric component. The addition of the fluxor permits a ferroelectric thin film to be crystallized at a temperature of between 400° C. and 550° C.Type: GrantFiled: July 22, 2003Date of Patent: December 14, 2004Assignees: Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.Inventors: Kiyoshi Uchiyama, Carlos A. Paz de Araujo, Vikram Joshi, Narayan Solayappan, Jolanta Celinska, Larry D. McMillan
-
Patent number: 6822300Abstract: A semiconductor memory device is provided with: first and second access PMOS transistors formed on N well regions; first and second driver NMOS transistors formed on a P well region; a word line connected to the gates of first and second access PMOS transistors; and first and second bit lines connected to the sources of first and second access PMOS transistors, respectively. Then, N-type diffusion regions and P-type diffusion regions extend in the same direction while polysilicon interconnections extend in the same direction.Type: GrantFiled: November 14, 2002Date of Patent: November 23, 2004Assignee: Renesas Technology Corp.Inventor: Koji Nii
-
Patent number: 6818950Abstract: In cellular MOSFET transistor arrays using a geometric gate construction, deleterious inherent capacitance induced by the construction is substantially reduced by the use of plugs in between adjacent source regions of transistor source rows and adjacent drain regions of transistor drain rows of the array. Embodiments using field oxide, thicker step gate oxide, dielectric materials in a floating gate construction, and shallow trench isolation region plugs are described.Type: GrantFiled: May 13, 2003Date of Patent: November 16, 2004Assignee: Micrel, Inc.Inventor: Shekar Mallikarjunaswamy
-
Publication number: 20040212024Abstract: Unit cells of metal oxide semiconductor (MOS) transistors are provided having an integrated circuit substrate and a MOS transistor on the integrated circuit substrate. The MOS transistor includes a source region, a drain region and a gate. The gate is between the source region and the drain region. A channel region is provided between the source and drain regions. The channel region has a recessed region that is lower than bottom surfaces of the source and drain regions. Related methods of fabricating transistors are also provided.Type: ApplicationFiled: March 8, 2004Publication date: October 28, 2004Inventors: Chang-Woo Oh, Dong-Gun Park, Sung-Young Lee, Chang-Sub Lee, Jeong-Dong Choe
-
Publication number: 20040195635Abstract: The present invention discloses method for manufacturing semiconductor device employing an EXTIGATE structure. In accordance with the method, a predetermined thickness of the device isolation film is etched to form a recess. The recess is then filled with a second nitride film. A stacked structure of a barrier metal film, a metal layer and a third nitride film on the second nitride film and the polysilicon film is formed on the entire surface and the etched via a photoetching process to form a gate electrode. An insulating film spacer is deposited on a sidewall of the gate electrode. The exposed portion of the polysilicon film using the third nitride film pattern and the insulating film spacer as a mask to form a polysilicon film pattern and an oxide film on a sidewall of the polysilicon film pattern.Type: ApplicationFiled: December 15, 2003Publication date: October 7, 2004Applicant: Hynix Semiconductor Inc.Inventor: Sang Don Lee
-
Patent number: 6787862Abstract: The present invention relates to a gas insulated gate field effect transistor and a fabricating method thereof which provides an improved insulator between the gate and the source-drain channel of a field effect transistor. The insulator is a vacuum or a gas filled trench. As compared to a conventional MOSFET, the gas insulated gate device provides reduced capacitance between the gate and the source/drain region, improved device reliability and durability, and improved isolation from interference caused by nearby electric fields. The present invention includes the steps of forming a doped source region and drain region on a substrate, forming a gate, forming a gaseous gate insulating trench and forming terminals upon the gate, the source region and the drain region. A plurality of the devices on a single substrate may be combined to form an integrated circuit.Type: GrantFiled: December 19, 2002Date of Patent: September 7, 2004Inventor: Mark E. Murray
-
Patent number: 6784504Abstract: A method for forming a rough ruthenium-containing layer on the surface of a substrate assembly includes providing a ruthenium-containing precursor into the reaction chamber. A rough ruthenium layer may be deposited on the surface of the substrate assembly at a rate of about 100 Å/minute to about 500 Å/minute using the ruthenium-containing precursor. Further, a rough ruthenium oxide layer may be formed by providing a ruthenium-containing precursor and an oxygen-containing precursor into the reaction chamber to deposit the rough ruthenium oxide layer on the surface of the substrate assembly at a rate of about 100 Å/minute to about 1200 Å/minute. An anneal of the layers may be performed to further increase the roughness. In addition, conductive structures including a rough ruthenium layer or a rough ruthenium oxide layer are provided. Such layers may be used in conjunction with non-rough ruthenium and/or non-rough ruthenium oxide layers to form conductive structures.Type: GrantFiled: October 25, 2001Date of Patent: August 31, 2004Assignee: Micron Technology, Inc.Inventors: Garo Derderian, Vishnu K. Agarwal
-
Patent number: 6770929Abstract: A method for achieving a uniform planar surface by a chemical mechanical polish includes surrounding an active area or array to be polished with a border of the active material such that the border is wider than a single active area within the array and is preferably spaced from the outermost active area by the same distance as the distance between active areas within the array.Type: GrantFiled: November 2, 2001Date of Patent: August 3, 2004Assignee: Freescale Semiconductor, Inc.Inventors: Rana P. Singh, Paul A. Ingersoll
-
Patent number: 6762477Abstract: Provided is a semiconductor device using an SOI substrate which can suppress a leakage current with the potential of a channel formation region fixed. Specifically, by an FTI (26) an SOI substrate (14) is divided into a PMOS formation region and an NMOS formation region. The FTI (26) extends from the upper surface of a silicon layer (17) to the upper surface of a BOX layer (16). A body contact region (9) is selectively formed in an upper surface of the silicon substrate (14). The body contact region (9) and a channel formation region (4p) are isolated from each other, by a PTI (31). An N+ type channel stopper layer (30) is formed in the portion of the silicon layer (14) which is sandwiched between the bottom surface of the PTI (31) and the upper surface of the BOX layer (16). The body contact region (9) and the channel formation region (4p) are electrically connected to each other, through the channel stopper layer (30).Type: GrantFiled: July 10, 2002Date of Patent: July 13, 2004Assignee: Renesas Technology Corp.Inventor: Tatsuya Kunikiyo
-
Patent number: 6759718Abstract: A semiconductor package is provided that includes an electrical connection and support means having a front face and a recess in the front face. The semiconductor package also includes a semiconductor component having a front face including a sensor and a rear face which presses on the bottom of the recess of the electrical connection and support means. Further included in the semiconductor package is a positioning and locking means for locking the semiconductor component onto the electrical connection and support means. The positioning and locking means is engaged in a space which separates the periphery of the semiconductor component from the periphery of the recess and keeps the semiconductor component pressed against the bottom of the recess. Thus, there is provided a semiconductor package having efficiently oriented components.Type: GrantFiled: November 14, 2002Date of Patent: July 6, 2004Assignee: STMicroelectronics S.A.Inventor: Christophe Prior
-
Patent number: 6750507Abstract: A super-self-aligned (SSA) structure and manufacturing process uses a single photomasking layer to define critical features and dimensions of a trench-gated vertical power DMOSFET. The single critical mask determines the trench surface dimension, the silicon source-body mesa width between trenches, and the dimensions and location of the silicon mesa contact. The contact is self-aligned to the trench, eliminating the limitation imposed by contact-to-trench mask alignment in conventional trench DMOS devices needed to avoid process-induced gate-to-source shorts. Oxide step height above the silicon surface is also reduced avoiding metal step coverage problems. Poly gate bus step height is also reduced. Other features described include polysilicon diode formation, controlling the location of drain-body diode breakdown, reducing gate-to-drain overlap capacitance, and utilizing low-thermal budget processing techniques.Type: GrantFiled: May 14, 2002Date of Patent: June 15, 2004Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne Grabowski
-
Patent number: 6734524Abstract: An electronic component includes a semiconductor substrate (110), an epitaxial semiconductor layer (120, 221, 222) over the semiconductor substrate, and a semiconductor region (130, 230) in the epitaxial semiconductor layer. The epitaxial semiconductor layer has an upper surface (123). A first portion (121) of the epitaxial semiconductor layer is located below the semiconductor region, and a second portion (122) of the epitaxial semiconductor layer is located above the semiconductor region. The semiconductor substrate and the first portion of the epitaxial semiconductor layer have a first conductivity type, and the semiconductor region has a second conductivity type. At least one electrically insulating trench (140, 240) extends from the upper surface of the epitaxial semiconductor layer into at least a portion of the semiconductor region. The semiconductor substrate has a doping concentration higher than a doping concentration of the first portion of the epitaxial semiconductor layer.Type: GrantFiled: December 31, 2002Date of Patent: May 11, 2004Assignee: Motorola, Inc.Inventors: Vijay Parthasarathy, Vishnu Khemka, Ronghua Zhu, Amitava Bose, Todd Roggenbauer, Paul Hui
-
Patent number: 6730975Abstract: A DRAM device in which a portion of bit lines has enlarged width portions at a portion of a peripheral/core area to be connected with upper layered circuit wiring through metal contacts, includes spacers formed of a layer of material having an etch selectivity with respect to a bit line interlayer insulating layer deposited after said bit lines are formed, and disposed on sides of an upper surface of each said enlarged width portion to protect sides of said enlarged width portions; an interlayer insulating layer and at least a portion of an etch stop layer disposed between said bit lines and transistors of a substrate; and metal contact pads formed along with bit line contact plugs to pass through said interlayer insulating layer and said etch stop layer.Type: GrantFiled: July 30, 2002Date of Patent: May 4, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Jun Park, Kyu-Hyun Lee
-
Patent number: 6730958Abstract: A nonvolatile memory device with a reduced size floating gate and an increased coupling ratio is disclosed. The nonvolatile memory device includes two isolation structures protruding above a semiconductor substrate. Two dielectric spacers are disposed on a pair of opposing sidewalls of the two isolation structures. The two dielectric spacers are spaced from one another at a distance that defines a gate width which is beyond lithography limit. A tunnel dielectric and a floating gate are provided on substrate and confined between the two dielectric spacers. The floating gate has a smaller bottom surface area relative to its top surface area and has a surface substantially coplanar with a surface of the isolation structures. On the coplanar surface, an inter-gate dielectric and a control gate are provided. Optionally, a lightly doped region is provided beside the floating gate 118 and within the substrate. A manufacturing method for forming such memory device is also disclosed.Type: GrantFiled: May 29, 2003Date of Patent: May 4, 2004Assignee: Vanguard International Semiconductor CorporationInventor: Horng-Huei Tseng
-
Patent number: 6724052Abstract: A semiconductor device includes a substrate of a first conductive type, and a well region of an opposite second conductive type is formed in the substrate. A first impurity region of the first conductive type extends to a first depth within the well region, and a second impurity region of the first conductive type is spaced from the first impurity region to define a channel region therebetween and extends to a second depth within the well region. Preferably, the second depth is greater than the first depth. A gate electrode is located over the channel region, and a silicide layer is formed at a third depth within the first impurity region. The third depth is less than the first depth, and a difference between the first depth and the third depth is less than or equal to a difference at which a leakage current from the silicide layer to the well region is sufficient to electrically bias the well region through the silicide layer.Type: GrantFiled: July 15, 2002Date of Patent: April 20, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Kang-Sik Cho, Hoo-Seung Cho, Gyu-Chul Kim, Yong Park, Han-Soo Kim
-
Patent number: 6717224Abstract: In a method for fabricating a memory cell, a gate stack on a substrate comprises a tunneling dielectric layer, a first conductive layer and a cap layer. Source and drain regions are formed in the substrate adjacent to the gate stack, and spacers are formed on the sidewalls of the gate stack. A plurality of isolation structures are formed through the source/drain regions concurrently to a removal of the cap layer. A second conductive layer is formed over the first conductive layer. By down setting the isolation structures and patterning the second conductive layer over the isolation structures, the patterned second conductive layer is conformal to the profile of the first conductive layer and the spacers by wrapping around the spacers, and extends over the isolation structures. The surface area of the floating thereby formed is increased, which increase the capacitive-coupling ratio.Type: GrantFiled: April 28, 2003Date of Patent: April 6, 2004Assignee: Vanguard International Semiconductor Corp.Inventor: Horng-Huei Tseng
-
Publication number: 20040046215Abstract: In the semiconductor device, in order to meet the demand of reduced diameter of a contact hole along with the miniaturization of the semiconductor device, an anti-HF side wall film which is not etched by a hydrofluoric acid, formed of an isolating film such as nitride film, is provided on the side wall of contact hole. Further, a second impurity region which is connected to one of the pair of n type source/drain regions and a first impurity region reaching a p type isolation region are provided in silicon substrate 1 near the lower end of contact hole. Because of this structure, it becomes possible to prevent expansion of the diameter for forming the interconnection layer, as desired in the miniaturized semiconductor device, and therefore a semiconductor device and manufacturing method thereof which stabilize operation characteristic of the semiconductor device can be provided.Type: ApplicationFiled: January 11, 1999Publication date: March 11, 2004Inventors: EIJI HASUNUMA, HIDEKI GENJO, SHIGERU SHIRATAKE, ATSUSHI HACHISUKA, KOJI TANIGUCHI
-
Patent number: 6686635Abstract: A method for forming transistors static-random-access-memory. The method comprises the steps of: providing a substrate which at least comprises a cell area and periphery area, wherein the cell area comprises a first P-type region, a second P-type region, a first N-type region and a second N-type region, the periphery area comprises numerous periphery P-type regions and numerous periphery N-type regions; covering the first P-type region, the second P-type region and the periphery P-type regions by a first photoresist; forming numerous N-type sources and numerous N-type drains in the first P-type region, the second P-type region and the periphery P-type regions. Remove the first photoresist.Type: GrantFiled: January 3, 2002Date of Patent: February 3, 2004Assignee: United Microelectronics Corp.Inventor: Chih-Yuan Hsiao
-
Patent number: 6686633Abstract: A semiconductor device includes a memory array of static-random-access memory cells. The SRAM cells are formed using a process flow more closely associated with logic-type devices. The SRAM cells are formed using one semiconductor layer compared to at least three typically seen with SRAM cells. The SRAM cells include many features that allow its dimensions to be scaled to very small dimensions (less than 0.25 microns and possible down to 0.1 microns or even smaller). A unique process integration scheme allows formation of local interconnects (522 and 524), wherein each local interconnect (522, 524) cross couples the inverters of the SRAM and is formed within a single opening (70). Also, interconnect portions (104) of word lines are laterally offset from silicon portions (36) of the same word line, so that the interconnect portions do not interfere with bit line connections.Type: GrantFiled: August 31, 2000Date of Patent: February 3, 2004Assignee: Motorola, Inc.Inventors: Craig S. Lage, Mousumi Bhat, Yeong-Jyh Tom Lii, Andrew G. Nagy, Larry E. Frisa, Stanley M. Filipiak, David L. O'Meara, T. P. Ong, Michael P. Woo, Terry G. Sparks, Carol M. Gelatos
-
Patent number: 6683364Abstract: Integrated circuit devices including an isolation region are provided. The devices include an integrated circuit substrate and a trench in the integrated circuit substrate that defines an active region of the integrated circuit device. A silicon layer is provided on the integrated circuit substrate that extends over an edge of the trench and along an upper portion of a first sidewall of the trench. An insulating material is positioned adjacent the silicon layer that extends across some, or all, of the trench to define the isolation region. Methods of forming such integrated circuit devices are also provided.Type: GrantFiled: February 26, 2002Date of Patent: January 27, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-chul Oh, Gyo-young Jin
-
Patent number: 6674134Abstract: The present invention provides an integrated circuit which comprises a substrate having a plurality of device regions formed therein, said plurality of device regions being electrically isolated from each other by shallow trench isolation (STI) regions and said plurality of device regions each having opposing edges abutting its corresponding STI region; selected ones of said devices regions having a preselected first device width such that an oxide layer formed thereon includes substantially thicker perimeter regions, along said opposing edges, compared to a thinner central region that does not abut its corresponding STI region; and selected other ones of the device regions having a preselected device width substantially narrower in width than the first device width such that an oxide layer formed thereon includes perimeter regions, along opposing edges, that abut each other over its central region thereby preventing formation of a corresponding thinner central region.Type: GrantFiled: October 15, 1998Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Wayne S. Berry, Jeffrey P. Gambino, Jack A. Mandelman, William R. Tonti
-
Patent number: 6667530Abstract: Photosensitive insulating films are laminated on lower-layer interconnection layers and a connection hole is formed in the photosensitive insulating film, and a interconnection groove is formed in the photosensitive insulating film. The upper-layer interconnection layers fill the connection hole and the groove. With this arrangement, it is possible to provide a semiconductor device and a manufacturing method producing a multi-layer interconnection structure, in which the connection hole and the groove are formed in a simple process, yield is improved, and the number of process steps and cost are reduced.Type: GrantFiled: July 2, 2001Date of Patent: December 23, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yoshihiko Toyoda
-
Patent number: 6664167Abstract: A memory having a memory cell formed in a substrate and including a trench capacitor and a transistor and a method for producing the memory includes connecting the trench capacitor to the transistor with a self-aligned connection. The transistor at least partly covers the trench capacitor. The trench capacitor is filled with a conductive trench filling and an insulating covering layer is situated on the conductive trench filling. An epitaxial layer is situated above the insulating covering layer. The transistor is formed in the epitaxial layer. The self-aligned connection is formed in a contact trench and includes an insulation collar in which a conductive material is introduced. A conductive cap is formed on the conductive material.Type: GrantFiled: February 28, 2002Date of Patent: December 16, 2003Assignee: Infineon Technologies AGInventors: Dietmar Temmler, Herbert Benzinger, Wolfram Karcher, Catharina Pusch, Martin Schrems, Jürgen Faul