In Vertical-walled Groove Patents (Class 257/397)
-
Publication number: 20090250769Abstract: A semiconductor device having multiple fin heights is provided. Multiple fin heights are provided by using multiple masks to recess a dielectric layer within a trench formed in a substrate. In another embodiment, an implant mold or e-beam lithography are utilized to form a pattern of trenches in a photoresist material. Subsequent etching steps form corresponding trenches in the underlying substrate. In yet another embodiment, multiple masking layers are used to etch trenches of different heights separately. A dielectric region may be formed along the bottom of the trenches to isolate the fins by performing an ion implant and a subsequent anneal.Type: ApplicationFiled: June 15, 2009Publication date: October 8, 2009Inventors: Chen-Hua Yu, Chen-Nan Yeh, Yu-Rung Hsu
-
Patent number: 7598571Abstract: A method of manufacturing a semiconductor device which can prevent leakage current caused by gate electrodes intersecting element isolation layers in a major axis of an active region, and which further has vertical channels to provide a sufficient overlap margin, and a semiconductor device manufactured using the above method. The device includes gate electrodes formed on element isolation layers that are disposed between active regions and have top surfaces that are higher than the top surfaces of the active regions. Since the gate electrodes are formed on the element isolation layers, leakage current in a semiconductor substrate is prevented. In addition, the gate electrodes are formed using a striped shape mask pattern, thereby obtaining a sufficient overlap margin compared to a contact shape or bar shape pattern.Type: GrantFiled: July 14, 2006Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Sung Kim, Tae-Yong Chung, Soo-Ho Shin
-
Patent number: 7592669Abstract: With the objective of suppressing or preventing a kink effect in the operation of a semiconductor device having a high breakdown voltage field effect transistor, n+ type semiconductor regions, each having a conduction type opposite to p+ type semiconductor regions for a source and drain of a high breakdown voltage pMIS, are disposed in a boundary region between each of trench type isolation portions at both ends, in a gate width direction, of a channel region of the high breakdown voltage pMIS and a semiconductor substrate at positions spaced away from p? type semiconductor regions, each having a field relaxing function, of the high breakdown voltage pMIS, so as not to contact the p? type semiconductor regions (on the drain side, in particular). The n+ type semiconductor regions extend to positions deeper than the trench type isolation portions.Type: GrantFiled: July 11, 2007Date of Patent: September 22, 2009Assignee: Renesas Technology Corp.Inventors: Hideki Yasuoka, Keiichi Yoshizumi, Masami Koketsu
-
Patent number: 7582935Abstract: A method of manufacturing an SOI substrate for semiconductor devices is described. The method includes forming a low density impurity region in a first semiconductor substrate and a high density impurity region in the low density impurity region, forming a trench surrounding the low density impurity region and the high density impurity region, the depth of the trench being deeper than the high density impurity region and shallower than the low density impurity region, forming an insulating layer on the surface of the first semiconductor substrate to fill the inside of the trench, attaching a second semiconductor substrate on the surface of the insulating layer, and removing a part of the first semiconductor substrate so that the bottom of the trench is exposed.Type: GrantFiled: March 4, 2005Date of Patent: September 1, 2009Assignee: Fairchild Korea Semiconductor LtdInventors: Jong-hwan Kim, Gi-ho Cha, Mun-heui Choi, Chang-beom Jeong
-
Publication number: 20090206407Abstract: A semiconductor device and method of manufacturing is disclosed which has a tensile and/or compressive strain applied thereto. The method includes forming at least one trench in a material; and filling the at least one trench by an oxidation process thereby forming a strain concentration in a channel of a device. The structure includes a gate structure having a channel and a first oxidized trench on a first of the channel, respectively. The first oxidized trench creates a strain component in the channel to increase device performance.Type: ApplicationFiled: February 19, 2008Publication date: August 20, 2009Inventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak, Edmund J. Sprogis
-
Publication number: 20090194825Abstract: By forming an isolation structure that extends above the height level defined by the semiconductor material of an active region, respective recesses may be defined in combination with gate electrode structures of the completion of basic transistor structures. These recesses may be subsequently filled with an appropriate contact material, thereby forming large area contacts in a self-aligned manner without requiring deposition and patterning of an interlayer dielectric material. Thereafter, the first metallization layer may be formed, for instance, on the basis of well-established techniques wherein the metal lines may connect directly to respective “large area” contact elements.Type: ApplicationFiled: July 21, 2008Publication date: August 6, 2009Inventors: Thomas Werner, Frank Feustel, Kai Frohberg
-
Publication number: 20090140350Abstract: An anisotropic wet etch of a semiconductor layer generates facets joined by a ridge running along the center of a pattern in a dielectric hardmask layer on the semiconductor layer. The dielectric hardmask layer is removed and a conformal masking material layer is deposited. Angled ion implantation of Ge, B, Ga, In, As, P, Sb, or inert atoms is performed parallel to each of the two facets joined by the ridge causing damage to implanted portions of the masking material layer, which are removed selective to undamaged portions of the masking material layer along the ridge and having a constant width. The semiconductor layer and a dielectric oxide layer underneath are etched selective to the remaining portions of the dielectric nitride. Employing remaining portions of the dielectric oxide layer as an etch mask, the gate conductor layer is patterned to form gate conductor lines having a constant width.Type: ApplicationFiled: November 30, 2007Publication date: June 4, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Huilong Zhu
-
Patent number: 7531853Abstract: A semiconductor device and manufacturing method of the same is provided in which the driving current of a pMOSFET is increased, through a scheme formed easily using an existing silicon process. A pMOSFET is formed with a channel in a <100> direction on a (100) silicon substrate. A compressive stress is applied in a direction perpendicular to the channel by an STI.Type: GrantFiled: May 9, 2007Date of Patent: May 12, 2009Assignee: Hitachi, Ltd.Inventors: Shinichi Saito, Digh Hisamoto, Yoshinobu Kimura, Nobuyuki Sugii, Ryuta Tsuchiya
-
Patent number: 7528454Abstract: The present invention provides a semiconductor memory which has sense amplifiers, each including a pair of MOSFETs having complete symmetry in regard to not only the shape but also to the impurity profile in a diffusion layer, and the present invention is also capable of reducing variations in electric characteristics, and provides a method of manufacturing the same. Annular gate electrodes 12a, 12b are formed on diffusion layer 11. Gate electrodes 13 are formed simultaneously with a sense amplifier along edges of diffusion layer 11 to bestride the boundary between diffusion layer 11 and r shallow trench isolation area 20. Contacts 16 are formed on diffusion layer 11; contacts 17a, 17b on diffusion layer 11 within annular gate electrodes 12a, 12b, respectively; and contacts 18 on gate electrodes 12a, 12b of the sense amplifier.Type: GrantFiled: September 25, 2006Date of Patent: May 5, 2009Assignee: Elpida Memory, Inc.Inventor: Yoshihiro Takaishi
-
Patent number: 7528453Abstract: A field-effect transistor (FET) with local source-drain insulation is described. The FET includes a semiconductor substrate, source and drain depressions, a depression insulation layer, an electrically conductive filling layer, a gate dielectric, and a gate layer. The depression insulation layer is formed at least in bottom regions of the source and drain depressions. The electrically conductive filling layer realizes source and drain regions and fills the source and drain depressions at a surface of the depression insulation layer. The gate dielectric is formed at a substrate surface between the source and drain depressions. The gate layer (is formed at a surface of the gate dielectric. The source and drain depressions have, in an upper region, a widening with a predetermined death for realizing defined channel connection regions.Type: GrantFiled: September 19, 2003Date of Patent: May 5, 2009Assignee: Infineon Technologies AGInventors: Jürgen Holz, Klaus Schrüfer, Helmut Tews
-
Publication number: 20090032886Abstract: A semiconductor structure and a method for forming the same. The method includes providing a semiconductor structure which includes a semiconductor substrate. The semiconductor substrate includes (i) a top substrate surface which defines a reference direction perpendicular to the top substrate surface and (ii) first and second semiconductor body regions. The method further includes forming (i) a gate divider region and (ii) a gate electrode layer on top of the semiconductor substrate. The gate divider region is in direct physical contact with gate electrode layer. A top surface of the gate electrode layer and a top surface of the gate divider region are essentially coplanar. The method further includes patterning the gate electrode layer resulting in a first gate electrode region and a second gate electrode region. The gate divider region does not overlap the first and second gate electrode regions in the reference direction.Type: ApplicationFiled: July 30, 2007Publication date: February 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert C. Wong, Haining S. Yang
-
Publication number: 20080303102Abstract: An isolation trench having localized stressors is provided. In accordance with embodiments of the present invention, a trench is formed in a substrate and partially filled with a dielectric material. In an embodiment, the trench is filled with a dielectric layer and a planarization step is performed to planarize the surface with the surface of the substrate. The dielectric material is then recessed below the surface of the substrate. In the recessed portion of the trench, the dielectric material may remain along the sidewalls or the dielectric material may be removed along the sidewalls. A stress film, either tensile or compressive, may then be formed over the dielectric material within the recessed portion. The stress film may also extend over a transistor or other semiconductor structure.Type: ApplicationFiled: June 7, 2007Publication date: December 11, 2008Inventors: Mong-Song Liang, Tze-Liang Lee, Kuo-Tai Huang, Chao-Cheng Chen, Hao-Ming Lien, Chih-Tang Peng
-
Patent number: 7462916Abstract: A FET structure is provided in which at least one stressor element provided at or near one corner of an active semiconductor region applies a stress in a first direction to one side of a channel region of the FET to apply a torsional stress to the channel region of the FET. In a particular embodiment, a second stressor element is provided at or near an opposite corner of the active semiconductor region to apply a stress in a second direction to an opposite side of a channel region of the FET, the second direction being opposite to the first direction. In this way, the first and second stressor elements cooperate together in applying a torsional stress to the channel region of the FET.Type: GrantFiled: July 19, 2006Date of Patent: December 9, 2008Assignee: International Business Machines CorporationInventors: Richard Q. Williams, Dureseti Chidambarrao, John J. Ellis-Monaghan, Shreesh Narasimha, Edward J. Nowak, John J. Pekarik
-
Patent number: 7459749Abstract: A semiconductor device provided with: a channel region formed in a surface of a semiconductor substrate in a predetermined depth range, a trench being formed in the surface as penetrating the channel region in a depthwise direction; a gate insulating film formed on an inside wall of the trench, the gate insulating film being in contact with the channel region; and a gate electrode including: a polysilicon layer opposing the channel region with the gate insulating film interposed therebetween, the polysilicon layer being embedded in an internal space of the trench at least in the predetermined depth range; and a low-resistance layer essentially formed from a metal element and disposed in the trench above the polysilicon layer that opposes the channel region.Type: GrantFiled: November 15, 2004Date of Patent: December 2, 2008Assignee: Rohm Co., Ltd.Inventor: Kenichi Yoshimochi
-
Publication number: 20080265338Abstract: A semiconductor device having multiple fin heights is provided. Multiple fin heights are provided by using multiple masks to recess a dielectric layer within a trench formed in a substrate. In another embodiment, an implant mold or e-beam lithography are utilized to form a pattern of trenches in a photoresist material. Subsequent etching steps form corresponding trenches in the underlying substrate. In yet another embodiment, multiple masking layers are used to etch trenches of different heights separately. A dielectric region may be formed along the bottom of the trenches to isolate the fins by performing an ion implant and a subsequent anneal.Type: ApplicationFiled: April 27, 2007Publication date: October 30, 2008Inventors: Chen-Hua Yu, Chen-Nan Yeh, Yu-Rung Hsu
-
Patent number: 7442985Abstract: An element isolating region for separating an element region of a semiconductor layer is formed in a peripheral circuit section of a semiconductor memory device, and a first conductive layer is formed with the element region with a first insulating film interposed therebetween. A second conductive layer is formed on the first conductive layer to extend into the element isolating region. A surface of that section of the second conductive layer which is positioned within the element isolating region is exposed, and a third conductive layer is formed on the second conductive layer with a second insulating film interposed therebetween. Further, a contact is electrically connected to an exposed surface of the second conductive layer.Type: GrantFiled: November 22, 2005Date of Patent: October 28, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Masayuki Ichige, Riichiro Shirota, Yuji Takeuchi, Kikuko Sugimae
-
Publication number: 20080258238Abstract: In one aspect, the method comprises forming trenches in a semiconductor substrate and filling the trenches with a dielectric material. The process of filling the trenches includes depositing the dielectric material with a plasma gas mixture, etching the dielectric material with a chemical etch including nitrogen fluoride and using a passivation process to passivate the dielectric material after etching with a gas mixture that includes oxygen and hydrogen.Type: ApplicationFiled: April 23, 2007Publication date: October 23, 2008Applicant: Texas Instruments IncorporatedInventor: Duncan M. Rogers
-
Publication number: 20080258239Abstract: Methods for manufacturing trench type semiconductor devices involve refilling the trenches after high temperature processing steps are performed. The methods allow thermally unstable materials to be used as refill materials for the trenches of the device. Trench type semiconductor devices containing thermally unstable refill materials are also provided. In particular, methods of manufacturing and devices of a trench type semiconductor devices containing organic refill materials are provided.Type: ApplicationFiled: December 21, 2007Publication date: October 23, 2008Applicant: ICEMOS TECHNOLOGY CORPORATIONInventor: Takeshi Ishiguro
-
Publication number: 20080217704Abstract: In a semiconductor device including multiple unit cells arranged in an array, transistors are affected by a stress from an STI at different degrees depending on the position in the array. As a result, a variation occurs in transistor characteristic. In a semiconductor device according to the present invention, each of predetermined transistors in outermost unit blocks in the array has a transistor size according to the stress from the STI.Type: ApplicationFiled: February 15, 2008Publication date: September 11, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Toshifumi Takahashi
-
Publication number: 20080217703Abstract: A method for manufacturing an isolation structure is disclosed that protects the isolation structure during etching of a dichlorosilane (DCS) nitride layer. The method involves the formation of a bis-(t-butylamino)silane-based nitride liner layer within the isolation trench, which exhibits a five-fold greater resistance to nitride etching solutions as compared with DCS nitride, thereby allowing protection against damage from unintended over-etching. The bis-(t-butylamino)silane-based nitride layer also exerts a greater tensile strain on moat regions that results in heightened carrier mobility of active regions, thereby increasing the performance of NMOS transistors embedded therein.Type: ApplicationFiled: December 27, 2007Publication date: September 11, 2008Inventors: Narendra Singh Mehta, Wayne Anthony Bather, Ajith Varghese
-
Publication number: 20080217702Abstract: A semiconductor device according to an embodiment of the present invention includes: a semiconductor substrate; an isolation region including a liner film formed so as to contact a lower surface and a lower side surface of an inner wall of a trench formed in the semiconductor substrate, a first insulating film formed so that at least a part of a side surface and a lower surface of the first insulating film contact the liner film within the trench, and a second insulating film formed so as to contact an upper side of the first insulating film and formed so as to contact an upper side surface of the inner wall of the trench, the second insulating film having a higher etching resistance than that of the first insulating film; and a plurality of semiconductor elements disposed on the semiconductor substrate so as to be isolated from one another by the isolation region.Type: ApplicationFiled: July 30, 2007Publication date: September 11, 2008Inventor: Amane Oishi
-
Publication number: 20080150037Abstract: A first example embodiment comprises the following steps and the structure formed therefrom. A trench having opposing sidewalls is formed within a substrate. A stress layer having an inherent stress is formed over the opposing trench sidewalls. The stress layer having stress layer sidewalls over the trench sidewalls. Ions are implanted into one or more portions of the stress layer to form ion-implanted relaxed portions with the portions of the stress layer that are not implanted are un-implanted portions, whereby the inherent stress of the one or more ion-implanted relaxed portions of stress layer portions is relaxed.Type: ApplicationFiled: December 24, 2006Publication date: June 26, 2008Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTDInventors: Lee Wee Teo, Shiang Yang Ong, Jae Gon Lee, Vincent Leong, Elgin Quek, Dong Kyun Sohn
-
Patent number: 7391087Abstract: An MOS device comprising a gate dielectric formed on a first conductivity type region. A gate electrode formed on the gate dielectric. A pair of sidewall spacers are formed along laterally opposite sidewalls of the gate electrode. A pair of deposited silicon or silicon alloy source/drain regions are formed in the first conductivity region and on opposite sides of a gate electrode wherein the silicon or silicon alloy source/drain regions extend beneath the gate electrode and to define a channel region beneath the gate electrode in the first conductivity type region wherein the channel region directly beneath the gate electrode is larger than the channel region deeper into said first conductivity type region.Type: GrantFiled: December 30, 1999Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: Anand Murthy, Robert S. Chau, Patrick Morrow
-
Publication number: 20080122012Abstract: A method of manufacturing a semiconductor device, includes forming a gate insulating film on a semiconductor substrate; forming a polycrystalline silicon film on the gate insulating film; forming a silicon nitride film on the polycrystalline silicon film; anisotropically etching the silicon nitride film, the polycrystalline silicon film, the gate insulating film and the semiconductor substrate so as to form a trench; forming a first silicon oxide film on a surface of the trench by thermal CVD process; forming a second silicon oxide film on the first silicon oxide film, the second silicon oxide film including a silicon oxide film (SiOx: x?2) or a silicon oxide film containing 1×1013/cm3 or more metal atoms or carbon atoms; and executing plasma treatment on the second silicon oxide film in an oxidating atmosphere.Type: ApplicationFiled: June 29, 2007Publication date: May 29, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Jota FUKUHARA
-
Patent number: 7372734Abstract: A nonvolatile memory cell is provided. The memory cell includes a storage transistor and an injector in a well of an n-type conductivity. The well is formed in a semiconductor substrate of a p-type conductivity. The storage transistor comprises a source, a drain, a channel, and a charge storage region. The source and the drain are formed in the well and having the p-type conductivity with the channel of the well defined therebetween. The charge storage region is disposed over and insulated from the channel region by an insulator. Further provided are methods operating the memory cell, including means for injecting electrons from the channel through the insulator onto the charge storage region and means for injecting holes from the injector through the well through the channel through the insulator onto the charge storage region. The memory cell can be implemented in a conventional logic CMOS process.Type: GrantFiled: February 3, 2006Date of Patent: May 13, 2008Inventor: Chih-Hsin Wang
-
Publication number: 20080105931Abstract: A semiconductor device having a fin type active area includes a plurality of active regions, a first device isolation layer and a recessed second device isolation layer disposed in a direction of gate electrodes of the semiconductor device. A recessed second device isolation layer and a first device isolation layer are disposed in a vertical direction of the gate electrodes. The first device isolation layer and the plurality of active regions are alternately disposed in a first direction of the plurality of active regions.Type: ApplicationFiled: November 8, 2007Publication date: May 8, 2008Inventors: Hyun-jae Kang, Ji-young Lee, Han-ku Cho, Gi-sung Yeo
-
Patent number: 7351661Abstract: A semiconductor device having a trench isolation layer in a semiconductor substrate is provided, wherein the trench isolation layer includes a silicon nitride liner, a silicon oxide liner; and a buried layer, wherein the buried layer includes a first buried layer for filling a lower part of the trench isolation layer and a second buried layer for filling an upper part of the trench isolation layer. A semiconductor device preferably further includes a silicon oxide layer disposed between the semiconductor substrate and the silicon nitride liner. The silicon oxide layer includes a thermal oxide layer densified at a temperature over about 800° C.Type: GrantFiled: December 12, 2003Date of Patent: April 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Hwa Heo, Soo-Jin Hong
-
Patent number: 7348628Abstract: Vertical channel semiconductor devices include a semiconductor substrate with a pillar having an upper surface. An insulated gate electrode is around a periphery of the pillar. The insulated gate electrode has an upper surface at a vertical level lower than the upper surface of the pillar to vertically space apart the insulated gate electrode from the upper surface of the pillar. A first source/drain region is in the substrate adjacent the pillar. A second source/drain region is disposed in an upper region of the pillar including the upper surface of the pillar. A contact pad contacts the entire upper surface of the pillar to electrically connect to the second source/drain region.Type: GrantFiled: June 7, 2006Date of Patent: March 25, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-man Yoon, Dong-gun Park, Choong-Ho Lee, Seong-Goo Kim, Won-sok Lee, Seung-bae Park
-
Publication number: 20080067612Abstract: A semiconductor device including a nickel alloy silicide layer having a uniform thickness includes isolation regions formed in a substrate, gate electrodes respectively formed on the substrate between the isolation regions, source/drain regions respectively formed between the gate electrodes and the isolation regions, spacers formed on lateral surfaces of the gate electrodes, and a nickel alloy silicide layer formed on upper portions of the source/drain regions.Type: ApplicationFiled: July 9, 2007Publication date: March 20, 2008Inventors: Sun Jung Lee, Bong-seok Suh, Hong-jae Shin, Kee-young Jun, Jung-hoon Lee
-
Patent number: 7332398Abstract: A method of manufacturing a trench-gate semiconductor device (1), the method including forming trenches (20) in a semiconductor body (10) in an active transistor cell area of the device, the trenches (20) each having a trench bottom and trench sidewalls, and providing silicon oxide gate insulation (21) in the trenches such that the gate insulation (33) at the trench bottoms is thicker than the gate insulation (21) at the trench sidewalls in order to reduce the gate-drain capacitance of the device.Type: GrantFiled: December 8, 2003Date of Patent: February 19, 2008Assignee: NXP B.V.Inventors: Michael A. A. In't Zandt, Erwin A. Hijzen
-
Patent number: 7323394Abstract: A method of producing an element separation structure includes the steps of: forming a first thermal oxide film on the substrate; forming a silicon nitride film on the first thermal oxide film; removing the first thermal oxide film and the silicon nitride film in an element separation structure forming region; forming a groove portion in the element separation structure forming region; forming a groove portion oxide film in the groove portion; forming a pre-filling oxide film for filling the groove portion; removing the pre-filling oxide film; forming a resist layer on the silicon nitride film and the pre-filling oxide film; forming a resist mask on the element separation structure forming region; removing the silicon nitride film and the first thermal oxide film; forming a second thermal oxide film on the substrate; and removing the second thermal oxide film and leveling the pre-filling oxide film to form a filling portion.Type: GrantFiled: September 15, 2005Date of Patent: January 29, 2008Assignee: Oki Electric Industry Co., Ltd.Inventor: Taikan Iinuma
-
Patent number: 7307324Abstract: After an isolation region is formed using a field-forming silicon nitride film, this silicon nitride film is patterned, thereby a gate trench is formed. Next, a gate electrode material is buried into the gate trench, and this is etched back. Thereafter, the silicon nitride is removed, thereby a contact hole is formed. A contact plug is buried into this contact hole. With this arrangement, the contact plug can be formed without using a diffusion layer contact pattern. At the same time, the periphery of the contact plug substantially coincides with a boundary between the element isolation region and the active region. Accordingly, the active region can be reduced.Type: GrantFiled: October 14, 2005Date of Patent: December 11, 2007Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Uchiyama
-
Patent number: 7268402Abstract: An isolation trench in a semiconductor includes a first isolation trench portion having a first depth and having a first sidewall intersecting a surface of the semiconductor at a first angle. A second isolation trench portion extends within and below the first isolation trench portion. The second isolation trench portion has a second depth and includes a second sidewall. The second sidewall intersects the first sidewall at an angle with respect to the surface that is greater than the first angle. A dielectric material fills the first and second isolation trench portions.Type: GrantFiled: April 29, 2005Date of Patent: September 11, 2007Assignee: Micron Technology, Inc.Inventors: Keiji Jono, Hirokazu Ueda, Hiroyuki Watanabe
-
Patent number: 7238568Abstract: The a trench semiconductor device such as a power MOSFET the high electric field at the corner of the trench is diminished by increasing the thickness of the gate oxide layer at the bottom of the trench. Several processes for manufacturing such devices are described. In one group of processes a directional deposition of silicon oxide is performed after the trench has been etched, yielding a thick oxide layer at the bottom of the trench. Any oxide which deposits on the walls of the trench is removed before a thin gate oxide layer is grown on the walls. The trench is then filled with polysilicon in or more stages. In a variation of the process a small amount of photoresist is deposited on the oxide at the bottom of the trench before the walls of the trench are etched. Alternatively, polysilicon can be deposited in the trench and etched back until only a portion remains at the bottom of the trench. The polysilicon is then oxidized and the trench is refilled with polysilicon.Type: GrantFiled: May 25, 2005Date of Patent: July 3, 2007Assignee: Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Wayne B. Grabowski
-
Patent number: 7221030Abstract: A pad oxide film and a silicon nitride film are formed on a semiconductor substrate. Next, after the patterning of the silicon nitride film, by etching the pad oxide film and the substrate, a first trench is formed in a first region and a second trench is formed in a second region. After that, by performing side etching of the pad oxide film of the first region while protecting the second region with a resist, a gap is formed between the substrate and the silicon nitride film. Subsequently, the inner surfaces of the first and second trenches are oxidized. At this time, a relatively large volume of oxidizing agent (oxygen) is supplied to a top edge portion of the first trench, and the curvature of the corner of the substrate increases.Type: GrantFiled: February 2, 2005Date of Patent: May 22, 2007Assignee: Fujitsu LimitedInventor: Hitoshi Saito
-
Patent number: 7196381Abstract: A method and structure are provided with reduced gate wrap around to advantageously control for threshold voltage and increase stability in semiconductor devices. A spacer is provided aligned to field dielectric layers to protect the dielectric layers during subsequent etch processes. The spacer is then removed prior to subsequently forming a part of a gate oxide layer and a gate conductor layer. Advantageously, the spacer protects the corner area o the field dielectric and also allows for enhanced thickness of the gate oxide near the corners.Type: GrantFiled: January 31, 2005Date of Patent: March 27, 2007Assignee: Promos Technologies Pte. Ltd.Inventors: Chia-Shun Hsiao, Dong Jun Kim
-
Patent number: 7122864Abstract: A semiconductor substrate is disclosed which comprises a first single crystal silicon layer, an insulator formed to partially cover one main surface of the first single crystal silicon layer, a second single crystal silicon layer formed to cover a region of the first single crystal silicon layer which is not covered with the insulator, and to cover an edge portion of the insulator adjacent to the region, and a non-single crystal silicon layer formed on the insulator, the interface between the non-single crystal silicon layer and the second single crystal silicon layer being positioned on the insulator.Type: GrantFiled: May 16, 2003Date of Patent: October 17, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Hajime Nagano, Kiyotaka Miyano, Ichiro Mizushima
-
Patent number: 7102201Abstract: Semiconductor fabrication methods and structures, devices and integrated circuits characterized by enhanced operating performance. The structures generally include first and second source/drain regions formed in a body of a semiconductor material and a channel region defined in the body between the first and second source/drain regions. Disposed in at least one of the first and second source/drain regions are a plurality of plugs each formed from a volume-expanded material that transfers compressive stress to the channel region. The compressively strained channel region may be useful, for example, for improving the operating performance of p-channel field effect transistors (PFET's).Type: GrantFiled: July 15, 2004Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III
-
Patent number: 7098515Abstract: An inventive semiconductor chip is provided. Generally, shallow trenches containing field oxide are provided on a substrate. At least one semiconductor device is formed between the shallow trenches. An oxide layer is formed over the at least one semiconductor device and the field oxide. An etch stop layer is formed over the oxide layer. An inter layer dielectric layer is formed over the etch stop layer. At least one contact hole is etched through the inter layer dielectric layer, the etch stop layer and at least partially through the oxide layer. The contact hole is filled with a conductive material.Type: GrantFiled: April 11, 2005Date of Patent: August 29, 2006Assignee: LSI Logic CorporationInventors: Shioun Gu, Derryl J. Allman, Peter McGrath
-
Patent number: 7053453Abstract: A substrate contact and semiconductor chip, and methods of forming the same. The substrate contact is employable with a semiconductor chip formed from a semiconductor substrate and includes a seal ring region about a periphery of an integrated circuit region. In one embodiment, the substrate contact includes a contact trench extending through a shallow trench isolation region and an insulator overlying the semiconductor substrate and outside the integrated circuit region. The contact trench is substantially filled with a conductive material thereby allowing the semiconductor substrate to be electrically connected with a metal interconnect within the seal ring region.Type: GrantFiled: June 8, 2004Date of Patent: May 30, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsun-Chih Tsao, Chien-Chao Huang, Fu-Liang Yang
-
Patent number: 7049677Abstract: A semiconductor device has a driver device (10) in proximity to a power device (12). In making the semiconductor device, an N+ layer (24) is formed on a substrate (22). A portion of the N+ layer is removed, substantially down to the substrate, to provide a layer offset (28) between the driver device area and power device area. An epi region of uniform thickness is formed over the driver device and power device areas. A portion of the epi layer is removed to provide another layer offset (70). An oxide layer (68) of uniform thickness is formed over the epi region. The oxide layer is planarized to remove oxide layer over the N+ layer. An oxide-filled trench (80) is formed between the driver device and the power device. The oxide-filled trench extends down to the oxide layer to isolate the driver device from the power device.Type: GrantFiled: January 28, 2004Date of Patent: May 23, 2006Assignee: Power-One, Inc.Inventors: Badredin Fatemizadeh, Ali Salih
-
Patent number: 7045880Abstract: Improved methods and structures are provided that are lateral to surfaces with a (110) crystal plane orientation such that an electrical current of such structures is conducted in the <110> direction. Advantageously, improvements in hole carrier mobility of approximately 50% can be obtained by orienting the structure's channel in a (110) plane such that the electrical current flow is in the <110> direction. Moreover, these improved methods and structures can be used in conjunction with existing fabrication and processing techniques with minimal or no added complexity.Type: GrantFiled: August 31, 2004Date of Patent: May 16, 2006Assignee: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes, Alan R. Reinberg
-
Patent number: 7030498Abstract: A semiconductor device with p-channel MOS transistor having: a gate insulating film of nitrogen-containing silicon oxide; a gate electrode of boron-containing silicon; side wall spacers on side walls of the gate electrode, comprising silicon oxide; an interlayer insulating film having a planarized surface; a wiring trench and a contact via hole formed in the interlayer insulating film; a copper wiring pattern including an underlying barrier layer and an upper level copper region, and filled in the wiring trench; and a silicon carbide layer covering the copper wiring pattern. A semiconductor device has the transistor structure capable of suppressing NBTI deterioration.Type: GrantFiled: September 20, 2004Date of Patent: April 18, 2006Assignee: Fujitsu LimitedInventors: Katsumi Kakamu, Yoshihiro Takao
-
Patent number: 7023063Abstract: A method referred to as a “cellular damascene method” utilizes a multiplicity of regularly arranged closed cavities referred to as “cells”, which are produced in a patterning layer. The dimensions of the cavities are on the order of magnitude of the microstructures to be produced. Selected cavities are opened by providing a mask and partitions situated between adjacent opened cavities are removed to provide trenches and holes which are filled with the material of the microstructure to be fabricated. Protruding material is removed by means of a chemical-mechanical polishing step. The microstructures are, in particular, interconnects and contact holes of integrated circuit.Type: GrantFiled: October 25, 2004Date of Patent: April 4, 2006Assignee: Infineon Technologies AGInventors: Zvonimir Gabric, Werner Pamler, Siegfried Schwarzl
-
Patent number: 7009271Abstract: A semiconductor memory device provides non-volatile memory with a memory array having an alternating Vss interconnection. Using the alternating Vss interconnection, a low implant dosage is added to a region proximate to the lower areas of an STI region, such as beneath the STI region, to ameliorate the problem of low Vss conductivity by providing an adequate number of multiple current paths over several Vss lines. However, non-adjacent STI regions, rather than adjacent STI region, receive the implant. Alternating Vss lines are interconnected by thus implanting under every other STI region. This alternating Vss interconnection imparts an adequately high Vss conductivity, yet without diffusion areas merging to isolate the associated memory device or contaminating the drains and maintains scalability.Type: GrantFiled: April 13, 2004Date of Patent: March 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Richard Fastow
-
Patent number: 7002210Abstract: On a semiconductor substrate, a well is formed. In the well, one MOS transistor including a gate electrode, a source region, a source field limiting layer and a source/drain region, and another MOS transistor including a gate electrode, a drain electrode, a drain field limiting layer and a source/drain region are formed. The one and another MOS transistors are connected in series through the source/drain region common to the two transistors. Accordingly, a semiconductor device can be provided in which increase in pattern layout area is suppressed when elements including a high-breakdown voltage MOS transistor are to be connected in series.Type: GrantFiled: July 3, 2003Date of Patent: February 21, 2006Assignee: Renesas Technology Corp.Inventor: Masatoshi Taya
-
Patent number: 6995438Abstract: A semiconductor device includes a substrate and an insulating layer formed on the substrate. A conductive fin may be formed on the insulating layer. Fully silicided source and drain regions may be formed adjacent to the fin. A metal gate may be formed over a portion of the fin via a damascene process.Type: GrantFiled: October 1, 2003Date of Patent: February 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6992344Abstract: The invention is directed to unique high-surface area BEOL capacitor structures with high-k dielectric layers and methods for fabricating the same. These high-surface area BEOL capacitor structures may be used in analog and mixed signal applications. The capacitor is formed within a trench with pedestals within the trench to provide additional surface area. The top and bottom electrodes are created using damascene integration scheme. The dielectric layer is created as a multilayer dielectric film comprising for instance Al2O3, Al2O3/Ta2O5, Al2O3/Ta2O5/Al2O3 and the like. The dielectric layer may be deposited by methods like atomic layer deposition or chemical vapor deposition. The dielectric layer used in the capacitor may also be produced by anodic oxidation of a metallic precursor to yield a high dielectric constant oxide layer.Type: GrantFiled: December 13, 2002Date of Patent: January 31, 2006Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, John M. Cotte, Ebenezer E. Eshun, Kenneth J. Stein, Kunal Vaed, Richard P. Volant
-
Patent number: 6963113Abstract: A new method for forming a silicon-on-insulator MOSFET while eliminating floating body effects is described. A silicon-on-insulator substrate is provided comprising a silicon semiconductor substrate underlying an oxide layer underlying a silicon layer. A first trench is etched partially through the silicon layer and not to the underlying oxide layer. Second trenches are etched fully through the silicon layer to the underlying oxide layer wherein the second trenches separate active areas of the semiconductor substrate and wherein one of the first trenches lies within each of the active areas. The first and second trenches are filled with an insulating layer. Gate electrodes and associated source and drain regions are formed in and on the silicon layer in each active area. An interlevel dielectric layer is deposited overlying the gate electrodes. First contacts are opened through the interlevel dielectric layer to the underlying source and drain regions.Type: GrantFiled: August 10, 2004Date of Patent: November 8, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Ting Cheong Ang, Sang Yee Loong, Shyue Fong Quek, Jun Song
-
Patent number: 6911705Abstract: There is disclosed a semiconductor device which comprises a semiconductor substrate, a pair of element isolating insulating films separately formed in the semiconductor substrate and defining an element region, a pair of impurity diffusion regions formed in the element regions and in contact with the element isolating insulating films, respectively, a channel region interposed between the pair of impurity diffusion regions, and a gate electrode formed via a gate insulating film on the channel region, the gate electrode being disposed away from end portions of the impurity diffusion regions. The gate length of the gate electrode is limited to 30 nm or less, the distance between the impurity diffusion regions and the edges of the gate electrode is respectively limited to 10 nm or less, and the distribution in lateral direction of impurity concentration in the impurity diffusion regions is limited to 1 digit/3 nm or more.Type: GrantFiled: October 3, 2003Date of Patent: June 28, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Kazumi Nishinohara