Light Responsive Pn Junction Patents (Class 257/461)
-
Patent number: 8471313Abstract: A solid-state imaging device includes a substrate, a plurality of photodiodes arranged in the substrate in a depth direction of the substrate, a vertical readout gate electrode for reading signal charges in the photodiodes, the vertical readout gate electrode being embedded in the substrate such that the readout gate electrode extends in the depth direction of the substrate, a dark-current suppressing area which covers a bottom portion and a side surface of the readout gate electrode, the dark-current suppressing area including a first-conductivity-type semiconductor area having a uniform thickness on the side surface of the readout gate electrode, and a reading channel area disposed between the first-conductivity-type semiconductor area and the photodiodes, the reading channel area including a second-conductivity-type semiconductor area.Type: GrantFiled: November 5, 2009Date of Patent: June 25, 2013Assignee: Sony CorporationInventor: Hiroshi Takahashi
-
Patent number: 8471301Abstract: A device includes a plurality of photoelectric conversion regions, an interlayer insulating film arranged on the plurality of photoelectric conversion regions, a protective insulating film that is arranged in contact with the interlayer insulating film and has a refractive index different from that of the interlayer insulating film, recesses arranged in a light-receiving surface of each of the plurality of photoelectric conversion regions, and embedded regions embedded in the recesses. When a wavelength of incident light to each of the plurality of photoelectric conversion regions is denoted by ? and a refractive index of the embedded regions is denoted by n, a depth d of the recesses is represented by an expression d??/4n.Type: GrantFiled: December 8, 2010Date of Patent: June 25, 2013Assignee: Canon Kabushiki KaishaInventors: Masanori Kudo, Yoshiyuki Hayashi, Kazuhiro Saito, Taro Kato, Yoshihiko Fukumoto
-
Patent number: 8445310Abstract: The present invention provides a stacked-layered thin film solar cell and manufacturing method thereof The manufacturing method includes the steps of: providing a substrate, a first electrode layer and a first light-absorbing layer; providing a mask with a plurality of patterns above the first light-absorbing layer; forming an interlayer made of an opaque, highly reflective material by providing the mask on the first light-absorbing layer, wherein the interlayer has a plurality of light transmissive regions corresponding to the patterns, and the light transmissive regions are provided to divide the interlayer into a plurality of units; and then depositing a second light-absorbing layer on the units and a second electrode layer on the second light-absorbing layer.Type: GrantFiled: February 12, 2010Date of Patent: May 21, 2013Assignee: Nexpower Technology Corp.Inventors: Chien-Chung Bi, Chun-Hsiung Lu
-
Publication number: 20130119502Abstract: A semiconductor device formed on a substrate includes a first diode junction formation, a second diode junction formation, and at least one through-silicon-via (TSV), in which a cathode and an anode of the first diode are cross-connected to an anode and cathode of the second diode through the at least one TSV for achieving electrical robustness in through-silicon-via based integrated circuits, including photosensitive devices and circuits for signal processing applications.Type: ApplicationFiled: November 16, 2011Publication date: May 16, 2013Applicant: ANALOG DEVICES, INC.Inventors: Lejun HU, Srivatsan PARTHASARATHY, Michael COLN, Javier SALCEDO
-
Patent number: 8441052Abstract: An image sensor pixel array includes a photoelectric conversion unit that has a second region in a substrate and vertically below a gate electrode of a transistor. A first region under a top surface of the substrate and above the second region supports a channel of the transistor. A color filter transmits a light via a light guide, the gate electrode and the first region to generate carriers collected by the second region. The gate electrode may be made thinner by a wet etch. An etchant for thinning the gate electrode may be introduced through an opening in an insulating film on the substrate. The light guide may be formed in the opening after the thinning. An anti-reflection stack may be formed at a bottom of the opening prior to forming the light guide.Type: GrantFiled: October 18, 2010Date of Patent: May 14, 2013Inventor: Hiok Nam Tay
-
Patent number: 8441089Abstract: This bispectral detector comprises a plurality of unitary elements for detecting a first and a second electromagnetic radiation range, consisting of a stack of upper and lower semiconductor layers of a first conductivity type which are separated by an intermediate layer that forms a potential barrier between the upper and lower layers; and for each unitary detection element, two upper and lower semiconductor zones of a second conductivity type opposite to the first conductivity type, are arranged respectively so that they are in contact with the upper faces of the upper and lower layers so as to form PN junctions, the semiconductor zone being positioned, at least partially, in the bottom of an opening that passes through the upper and intermediate layers. The upper face of at least one of the upper and lower layers is entirely covered in a semiconductor layer of the second conductivity type.Type: GrantFiled: August 29, 2011Date of Patent: May 14, 2013Assignee: Commissariat a l′Energie Atomique et Aux Energies AlternativesInventors: Olivier Gravrand, Jacques Baylet
-
Patent number: 8436406Abstract: A solid-state image sensing device includes a plurality of pixels. Each pixel has a photodiode, a first transistor, and a second transistor. The photodiode is constituted by a first-conductivity-type semiconductor region and a second-conductivity-type semiconductor region. The first and second conductivity types are opposite to each other. The first transistor has a first-conductivity-type drain region formed in the second-conductivity-type semiconductor region to transfer signal charge to the drain region. The second transistor has a source region and a drain region which are formed in the second-conductivity-type semiconductor region and which have the first conductivity type. At least one second-conductivity-type potential barrier is provided under the drain region of the first transistor and the source region and/or the drain region of the second transistor.Type: GrantFiled: March 19, 2010Date of Patent: May 7, 2013Assignee: Canon Kabushiki KaishaInventors: Mahito Shinohara, Shunsuke Inoue
-
Patent number: 8436442Abstract: The present invention is to provide an electromagnetic wave detecting element that can prevent a decrease in light utilization efficiency at sensor portions. The sensor portions are provided so as to correspond to respective intersection portions of scan lines and signal lines, and have semiconductor layer that generate charges due to electromagnetic waves being irradiated, and at whose electromagnetic wave irradiation surface sides upper electrodes are formed, and at whose electromagnetic wave non-irradiation surface sides lower electrodes are formed. Bias voltage is supplied to the respective upper electrodes via respective contact holes by a common electrode line that is formed further toward an electromagnetic wave downstream side than the semiconductor layer.Type: GrantFiled: April 5, 2012Date of Patent: May 7, 2013Assignee: FUJIFILM CorporationInventor: Yoshihiro Okada
-
Patent number: 8426831Abstract: In one an embodiment, there is provided an assembly comprising at least one detector. Each of the at least one detector includes a substrate having a doped region of a first conduction type, a layer of dopant material of a second conduction type located on the substrate, a diffusion layer formed within the substrate and in contact with the layer of dopant material and the doped region of the substrate, wherein a doping profile, which is representative of a doping material concentration of the diffusion layer, increases from the doped region of the substrate to the layer of dopant material, a first electrode connected to the layer of dopant material, and a second electrode connected to the substrate. The diffusion layer is arranged to form a radiation sensitive surface.Type: GrantFiled: February 17, 2012Date of Patent: April 23, 2013Assignee: ASML Netherlands B.V.Inventors: Stoyan Nihtianov, Arie Johan Van Der Sijs, Bearrach Moest, Petrus Wilhelmus Josephus Maria Kemper, Marc Antonius Maria Haast, Gerardus Wilhelmus Petrus Baas, Lis Karen Nanver, Francesco Sarubbi, Antonius Andreas Johannes Schuwer, Gregory Micha Gommeren, Martijn Pot, Thomas Ludovicus Maria Scholtes
-
Patent number: 8421074Abstract: A Semiconductor device including, on at least one surface of a layer made of a crystalline semiconductor material of a certain type of conductivity, a layer made of an amorphous semiconductor material, doped with a type of conductivity opposite to the type of conductivity of the crystalline semiconductor material layer, characterized in that the concentration of the doping elements in the amorphous semiconductor layer varies gradually.Type: GrantFiled: January 31, 2011Date of Patent: April 16, 2013Assignees: Centre National de la Recherche Scientifique (CNRS), Ecole PolytechniqueInventors: Pere Roca I. Cabarrocas, Jerome Damon-Lacoste
-
Patent number: 8421115Abstract: A semiconductor material includes a matrix semiconductor includes constituent atoms bonded to each other into a tetrahedral bond structure, and a heteroatom Z doped to the matrix semiconductor, in which the heteroatom Z is inserted in a bond so as to form a bond-center structure with an stretched bond length, and the bond-center structure is contained in a proportion of 1% or more based on the heteroatom Z.Type: GrantFiled: November 12, 2009Date of Patent: April 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazushige Yamamoto, Tatsuo Shimizu
-
Patent number: 8410533Abstract: A semiconductor device includes a semiconductor substrate having at least one surface provided with a semiconductor element, wherein the semiconductor substrate includes a region of a first conductivity type, the region being formed in a surface layer portion of the semiconductor substrate; a first diffusion region of a second conductivity type, the first diffusion region having a first impurity concentration and being formed in the surface layer portion, and a pn junction being formed between the first diffusion region and the region of the first conductivity type; and a first metal silicide film formed on part of a portion of the surface corresponding to the first diffusion region.Type: GrantFiled: July 9, 2010Date of Patent: April 2, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Masaya Katayama
-
Patent number: 8409910Abstract: An optical sensor that can be produced at a low cost from inexpensive silicon fine particles as raw materials and a method for making the optical sensor are provided. In an optical sensor 1, a layer of n-type silicon fine particles 24 coated with a coating film having a functional group is selectively fixed and bonded onto only a pattern portion of a surface of a transparent electrode 14 coated with a coating film having a first functional group, and a layer of p-type silicon fine particles 25 coated with a coating film having a third functional group is fixed and bonded thereon. The first and second functional groups and the second and third coupling groups are respectively fixed with each other via bonds formed between them and coupling reactive groups in a coupling agent.Type: GrantFiled: March 24, 2008Date of Patent: April 2, 2013Assignee: Empire Technology Development LLCInventor: Kazufumi Ogawa
-
Patent number: 8410570Abstract: A photodiode includes a first doped layer and a second doped layer that share a common face. A deep isolation trench has a face contiguous with the first and second doped layers. A conducting layer is in contact with a free face of the second doped layer. A protective layer is provided at an interface with the first doped layer and second doped layer. This protective layer is capable of generating a layer of negative charge at the interface. The protective layer may further be positioned within the second doped layer to form an intermediate protective structure.Type: GrantFiled: May 17, 2010Date of Patent: April 2, 2013Assignees: STMicroelectronics S.A., STMicroelectronics (Crolles 2) SASInventors: Jorge Regolini, Michael Gros-Jean
-
Publication number: 20130075852Abstract: A device with increased photo-sensitivity using laser treated semiconductor as detection material is disclosed. In some embodiments, the laser treated semiconductor may be placed between and an n-type and a p-type contact or two Schottky metals. The field within the p-n junction or the Schottky metal junction may aid in depleting the laser treated semiconductor section and may be capable of separating electron hole pairs. Multiple device configurations are presented, including lateral and vertical configurations.Type: ApplicationFiled: March 26, 2012Publication date: March 28, 2013Inventors: Nathaniel J. McCaffrey, James E. Carey
-
Publication number: 20130075593Abstract: A CMOS image sensor array has rows and columns of active pixels, and column lines in communication with the active pixels in the respective columns. Each active pixel has an output connected to a column line and includes a photodetector that produces a signal proportional to incident light intensity that is coupled to an active pixel output based on column select and row select signals. Each active pixel has a reset transistor for resetting the active pixel, wherein each reset transistor has a first gate terminal and a second gate terminal. The reset transistors have a variable threshold capability that allows increased sensor array dynamic range or mitigation of the effects of temperature or radiation induced transistor threshold voltage shifts. Row select, column select, and sense transistors can also be configured to have variable thresholds.Type: ApplicationFiled: November 26, 2012Publication date: March 28, 2013Applicant: VOXTEL, INC.Inventor: Voxtel, Inc.
-
Patent number: 8405183Abstract: An electronic structure includes a first area having silicon grains having a size smaller than 100 micrometers and a second area superposed to the first area and having silicon grains having a size greater than or equal to 100 micrometers. The first and second areas form a support. At least one layer of an epitaxial semiconductor material is disposed on the second area.Type: GrantFiled: April 14, 2010Date of Patent: March 26, 2013Assignee: S'Tile Pole des Eco-IndustriesInventor: Alain Straboni
-
Patent number: 8404513Abstract: A method for generating electric power including the steps of: (a) preparing a solar cell having a condensing lens and a solar cell element, wherein the solar cell element includes an n-type GaAs layer, a p-type GaAs layer, a quantum tunneling layer, an n-type InGaP layer, a p-type InGaP layer, a p-type window layer, an n-side electrode, and a p-side electrode, and satisfies the following equation (I): d2<d1, d3<d1, nanometer?d2?4 nanometers, 1 nanometer?d3?4 nanometers, d5<d4, d6<d4, 1 nanometer?d5?5 nanometers, 1 nanometer?d6?5 nanometers, 100 nanometers?w2, 100 nanometers?w3, 100 nanometers?w4, and 100 nanometers?w5. . . (I); and (b) irradiating a region S which is included in the surface of the p-type window layer through the condensing lens with light to satisfy the following equation (II) in order to generate a potential difference between the n-side electrode and the p-side electrode: w6?w1. . . (II).Type: GrantFiled: June 1, 2012Date of Patent: March 26, 2013Assignee: Panasonic CorporationInventors: Akio Matsushita, Akihiro Itoh, Tohru Nakagawa, Hidetoshi Ishida
-
Publication number: 20130056807Abstract: A photoelectric converting apparatus has first and third semiconductor layers of a first conductivity type which respectively output signals obtained by photoelectric conversion, and second and fourth semiconductor layers of a second conductivity type supplied with potentials from a potential supplying unit. In the photoelectric converting apparatus, the first, second, third and fourth semiconductor layers are arranged in sequence, the second and fourth semiconductor layers are electrically separated from each other, and the potential to be supplied to the second semiconductor layer and the potential to be supplied to the fourth semiconductor layer are controlled independently from each other.Type: ApplicationFiled: August 27, 2012Publication date: March 7, 2013Applicant: CANON KABUSHIKI KAISHAInventors: Hideo Kobayashi, Tetsunobu Kochi
-
Patent number: 8378444Abstract: A light-absorbing layer is composed of a compound-semiconductor film of chalcopyrite structure, a surface layer is disposed on the light-absorbing layer, the surface layer having a higher band gap energy than the compound-semiconductor film, an upper electrode layer is disposed on the surface layer, and a lower electrode layer is disposed on a backside of the light-absorbing layer in opposition to the upper electrode layer, the upper electrode layer and the lower electrode layer having a reverse bias voltage applied in between to detect electric charges produced by photoelectric conversion in the compound-semiconductor film, as electric charges due to photoelectric conversion are multiplied by impact ionization, while the multiplication by impact ionization of electric charges is induced by application of a high-intensity electric field to a semiconductor of chalcopyrite structure, allowing for an improved dark-current property, and an enhanced efficiency even in detection of low illumination intensities, witType: GrantFiled: May 18, 2010Date of Patent: February 19, 2013Assignee: Rohm Co., Ltd.Inventors: Kenichi Miyazaki, Osamu Matsushima
-
Patent number: 8373156Abstract: Provided is a biological component detection device with which a biological component can be detected at high sensitivity by using an InP-based photodiode in which a dark current is reduced without using a cooling mechanism and the sensitivity is extended to a wavelength of 1.8 ?m or more. An absorption layer 3 has a multiple quantum well structure composed of group III-V semiconductors, a pn-junction 15 is formed by selectively diffusing an impurity element in the absorption layer, and the concentration of the impurity element in the absorption layer is 5×1016/cm3 or less, the diffusion concentration distribution control layer has an n-type impurity concentration of 2×1015/cm3 or less before the diffusion, the diffusion concentration distribution control layer having a portion adjacent to the absorption layer, the portion having a low impurity concentration.Type: GrantFiled: July 30, 2009Date of Patent: February 12, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Youichi Nagai, Yasuhiro Iguchi
-
Publication number: 20130026382Abstract: A photovoltaic UV detector configured to generate an electrical output under UV irradiation. The photovoltaic UV detector comprises a first layer comprising an electrically polarized dielectric thin layer configured to generate a first electrical output under the UV irradiation; and a second, layer configured to form an electrical energy barrier at an interface between the second layer and the first layer so as to generate a second electrical output under the UV irradiation, the second electrical output having a same polarity as the first electrical output, the electrical output of the photovoltaic UV detector being a sum of at least the first electrical output and the second electrical output. The electrically polarized dielectric thin layer may be a ferroelectric thin film, which may comprise PZT or PZLT. The second layer may be a metal and the electrical energy barrier may be a Schottky barrier.Type: ApplicationFiled: April 12, 2011Publication date: January 31, 2013Inventors: Kui Yao, Bee Keen Gan, Szu Cheng Lai
-
Patent number: 8362484Abstract: An optical sensor, method of making the same, and a display panel having an optical sensor. The optical sensor includes a first electrode, a second electrode, a photosensitive silicon-rich dielectric layer, and a first interfacial silicon-rich dielectric layer. The photosensitive silicon-rich dielectric layer is disposed between the first and second electrodes. The first interfacial silicon-rich dielectric layer is disposed between the first electrode and the photosensitive silicon-rich dielectric layer.Type: GrantFiled: August 3, 2009Date of Patent: January 29, 2013Assignee: AU Optronics Corp.Inventors: Shin-Shueh Chen, Wan-Yi Liu, Chia-Tien Peng
-
Publication number: 20130016345Abstract: Disclosed is a photoelectric conversion device which inhibits characteristic degradation caused by crystal defects, and an inspection method for crystal defects in photoelectric conversion devices. The photoelectric conversion device is provided with an active layer, and a deactivator contained in the active layer.Type: ApplicationFiled: March 14, 2011Publication date: January 17, 2013Inventors: Akihiko Yoshikawa, Yoshihiro Ishitani, Kazuhide Kusakabe
-
Patent number: 8354294Abstract: A method, apparatus and material produced thereby in an amorphous or crystalline form having multiple elements with a uniform molecular distribution of elements at the molecular level.Type: GrantFiled: July 26, 2010Date of Patent: January 15, 2013Inventors: L. Pierre de Rochemont, Alexander J. Kovacs
-
Patent number: 8350349Abstract: Provided is a solid-state imaging device including a first photoelectric-conversion-portion selectively receiving a first wavelength light in incident light and performing photoelectric conversion; and a second photoelectric-conversion-portion selectively receiving a second wavelength light which is shorter than the first wavelength, wherein the first photoelectric-conversion-portion is laminated above the second photoelectric-conversion-portion in an imaging area of a substrate so that the second photoelectric-conversion-portion receives the light transmitting the first photoelectric-conversion-portion, wherein a transmitting portion is formed in the first photoelectric-conversion-portion so that the second wavelength light transmits the second photoelectric-conversion-portion more than other portions, and wherein the transmitting portion is formed to include a portion satisfying the following Equation within a width D defined in the direction of the imaging area, a refraction index n of a peripheral portionType: GrantFiled: January 26, 2011Date of Patent: January 8, 2013Assignee: Sony CorporationInventor: Atsushi Toda
-
Publication number: 20120326008Abstract: Transistor pixel devices, imagers, and associated methods are provided. In one aspect, a transistor pixel device includes a photodiode coupled to a floating diffusion region (FD), a storage node (SN), and a power supply, wherein the FD is coupled between the photodiode and the power supply. The device also includes a first global transfer transistor coupled between the photodiode and the FD for gating between the photodiode and the FD and a second global transfer transistor coupled between the FD and the SN for gating between the FD and the SN. A global reset select transistor is coupled between the FD and the power supply, wherein an open state of the global reset select transistor prevents accumulation of electrical charge at the photodiodes. A source follower transistor is coupled to the FD and to the power supply, where the source follower is operable to receive electrical signal from the FD.Type: ApplicationFiled: December 21, 2011Publication date: December 27, 2012Applicant: SiOnyx, Inc.Inventors: Jeffrey McKee, Jutao Jiang
-
Publication number: 20120326260Abstract: A photodiode comprises a first terminal formed in a surface of a semiconductor substrate; a second terminal formed in the substrate surface and spaced apart from the first terminal; and a plurality of adjacent alternating N-type and P-type diffusion regions formed in the substrate surface between the first terminal and the second terminal.Type: ApplicationFiled: June 21, 2011Publication date: December 27, 2012Inventors: William French, Peter J. Hopper, Philipp Lindorfer, Vladislav Vashchenko
-
Patent number: 8338905Abstract: The present invention is a photodiode and/or photodiode array, having a p+ diffused area that is smaller than the area of a mounted scintillator crystal, designed and manufactured with improved device characteristics, and more particularly, has relatively low dark current, low capacitance and improved signal-to-noise ratio characteristics. More specifically, the present invention is a photodiode and/or photodiode array that includes a metal shield for reflecting light back into a scintillator crystal, thus allowing for a relatively small p+ diffused area.Type: GrantFiled: April 12, 2011Date of Patent: December 25, 2012Assignee: OSI Optoelectronics, Inc.Inventors: Peter Steven Bui, Narayan Dass Taneja
-
Patent number: 8324598Abstract: In one an embodiment, there is provided an assembly comprising at least one detector. Each of the at least one detector includes a substrate having a doped region of a first conduction type, a layer of dopant material of a second conduction type located on the substrate, a diffusion layer formed within the substrate and in contact with the layer of dopant material and the doped region of the substrate, wherein a doping profile, which is representative of a doping material concentration of the diffusion layer, increases from the doped region of the substrate to the layer of dopant material, a first electrode connected to the layer of dopant material, and a second electrode connected to the substrate. The diffusion layer is arranged to form a radiation sensitive surface.Type: GrantFiled: February 17, 2012Date of Patent: December 4, 2012Assignee: ASML Netherlands B.V.Inventors: Stoyan Nihtianov, Arie Johan Van Der Sijs, Bearrach Moest, Petrus Wilhelmus Josephus Maria Kemper, Marc Antonius Maria Haast, Gerardus Wilhelmus Petrus Baas, Lis Karen Nanver, Francesco Sarubbi, Antonius Andreas Johannes Schuwer, Gregory Micha Gommeren, Martijn Pot, Thomas Ludovicus Maria Scholtes
-
Patent number: 8319305Abstract: This invention provides a solid-state image sensing apparatus in which a sensor portion that performs photo-electric conversion and plural layers of wiring lines including a signal line for the sensor portion are formed on a semiconductor substrate; which includes an effective pixel portion configured such that light enters the sensor portion, and an optical black portion shielded so that the light does not enter the sensor portion; and which has a light-receiving surface on the back surface side of the semiconductor substrate. The optical black portion includes the sensor portion, a first light-shielding film formed closer to the back surface side of the semiconductor substrate than the sensor portion, and a second light-shielding film formed closer to the front surface side of the semiconductor substrate than the sensor portion.Type: GrantFiled: March 31, 2010Date of Patent: November 27, 2012Assignee: Canon Kabushiki KaishaInventor: Keiji Nagata
-
Patent number: 8319299Abstract: A process for forming at least one transistor on a substrate is described. The substrate comprises a polyimide and a nanoscopic filler. The polyimide is derived substantially or wholly from rigid rod monomers and the nanoscopic filler has an aspect ratio of at least 3:1. The substrates of the present disclosure are particularly well suited for thin film transistor applications, due at least in part to high resistance to hygroscopic expansion and relatively high levels of thermal and dimensional stability.Type: GrantFiled: November 20, 2009Date of Patent: November 27, 2012Inventors: Brian C. Auman, Salah Boussaad, Thomas Edward Carney, Kostantinos Kourtakis
-
Patent number: 8320037Abstract: An electro-optic device is provided. The electro-optic device includes a junction layer disposed between a first conductivity type semiconductor layer and a second conductivity type semiconductor layer to which a reverse vias voltage is applied. The first conductivity type semiconductor layer and the second conductivity type semiconductor layer have an about 2 to 4-time doping concentration difference therebetween, thus making it possible to provide the electro-optic device optimized for high speed, low power consumption and high integration.Type: GrantFiled: January 5, 2010Date of Patent: November 27, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Jeong Woo Park, Jongbum You, Gyungock Kim
-
Patent number: 8319307Abstract: A CMOS image sensor array has rows and columns of active pixels, and column lines in communication with the active pixels in the respective columns. Each active pixel has an output connected to a column line and includes a photodetector that produces a signal proportional to incident light intensity that is coupled to an active pixel output based on column select and row select signals. Each active pixel has a reset transistor for resetting the active pixel, wherein each reset transistor has a first gate terminal and a second gate terminal. The reset transistors have a variable threshold capability that allows increased sensor array dynamic range or mitigation of the effects of temperature or radiation induced transistor threshold voltage shifts. Row select, column select, and sense transistors can also be configured to have variable thresholds.Type: GrantFiled: November 18, 2005Date of Patent: November 27, 2012Assignee: Voxtel, Inc.Inventor: George Melville Williams
-
Patent number: 8314446Abstract: A sensor including an array of light sensitive pixels, each pixel including: at least one hetero-junction phototransistor having a floating base without contact, wherein each phototransistor is a mesa device having active layers exposed at side-walls of the mesa device; and at least one atomic layer deposited high-k dielectric material adjacent to and passivating at least the side-wall exposed active layers.Type: GrantFiled: October 3, 2008Date of Patent: November 20, 2012Assignee: Wavefront Holdings, LLCInventor: Jie Yao
-
Patent number: 8313977Abstract: Provided are an image sensor and a method for manufacturing the same. The image sensor comprises a semiconductor substrate, an interconnection and an interlayer dielectric, a lower electrode layer, an image sensing device, a first via hole, a barrier pattern, a second via hole, and a metal contact. The semiconductor substrate comprises a readout circuitry. The interconnection and the interlayer dielectric are formed on the semiconductor substrate. The lower electrode layer is disposed over the interlayer dielectric. The image sensing device is disposed on the lower electrode layer. The first via hole is formed through the image sensing device. The barrier pattern is formed on a sidewall of the first via hole. The second via hole is formed through the lower electrode layer and the interlayer dielectric under the first via hole. The metal contact is formed in the first and second via holes.Type: GrantFiled: November 24, 2009Date of Patent: November 20, 2012Assignee: Dongbu Hitek Co., Ltd.Inventor: Tae Gyu Kim
-
Patent number: 8304805Abstract: A photonic device comprises a substrate and a dielectric material including two or more openings that expose a portion of the substrate, the two or more openings each having an aspect ratio of at least 1. A bottom diode material comprising a compound semiconductor material that is lattice mismatched to the substrate occupies the two or more openings and is coalesced above the two or more openings to form the bottom diode region. The device further includes a top diode material and an active diode region between the top and bottom diode materials.Type: GrantFiled: January 8, 2010Date of Patent: November 6, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Anthony J. Lochtefeld
-
Patent number: 8278729Abstract: The present application is a photodiode detector array for use in computerized tomography (CT) and non-CT applications. Specifically, the present application is a high-density photodiode arrays, with low dark current, low capacitance, high signal to noise ratio, high speed, and low crosstalk that can be fabricated on relatively large substrate wafers. More specifically the photodiode array of the present application is fabricated such that the PN-junctions are located on both the front side and back side surfaces of the array, and wherein the front side PN-junction is in electrical communication with the back side PN-junction. Still more specifically, the present application is a photodiode array aving PN-junctions that are electrically connected from the front to back surfaces and which can be operated in a fully depleted mode at low reverse bias.Type: GrantFiled: September 29, 2011Date of Patent: October 2, 2012Assignee: UDT Sensors, Inc.Inventors: Peter Steven Bui, Narayan Dass Taneja
-
Publication number: 20120227811Abstract: The present invention describes a method of producing a photovoltaic solar cell with stoichiometric p-type copper indium gallium diselenide (CuInxGa1-xSe2) (abbreviated CIGS) as its absorber layer and II-IV semiconductor layers as the n-type layers with electrodeposition of all these layers. The method comprises a sequence of novel procedures and electrodeposition conditions with an ionic liquid approach to overcome the technical challenges in the field for low-cost and large-area production of CIGS solar cells with the following innovative advantages over the prior art: (a) low-cost and large-area electrodeposition of CIGS in one pot with no requirement of post-deposition thermal sintering or selenization; (b) low-cost and large-area electrodeposition of n-type II-VI semiconductors for the completion of the CIGS solar cell production; and (c) low-cost and large-area deposition of a buffer layer of CdS or other compounds with a simple chemical bath method.Type: ApplicationFiled: September 8, 2010Publication date: September 13, 2012Applicant: THE UNIVERSITY OF WESTERN ONTARIOInventors: Leo W. M. Lau, Zhifeng Ding, David Anthony Love, Mohammad Harati, Jun Yang
-
Patent number: 8263855Abstract: Apparatus and Method for Optimizing the Efficiency of a Bypass Diode in Solar Cells. In a preferred embodiment, a layer of TiAu is placed in an etch in a solar cell with a contact at a doped layer of GaAs. Electric current is conducted through a diode and away from the main cell by passing through the contact point at the GaAs and traversing a lateral conduction layer. These means of activating, or “turning on” the diode, and passing the current through the circuit results in greater efficiencies than in prior art devices. The diode is created during the manufacture of the other layers of the cell and does not require additional manufacturing.Type: GrantFiled: May 7, 2010Date of Patent: September 11, 2012Assignee: Emcore Solar Power, Inc.Inventors: Paul R. Sharps, Marvin Brad Clevenger, Mark A Stan
-
Patent number: 8264013Abstract: A device separation insulating film and a device separation semiconductor layer are provided for a device separation section for separating adjacent devices from each other, end portions of the device separation insulating film and end portions of the device separation semiconductor layer are provided to overlap each other in order to surround two sides of an outer-periphery of the voltage conversion section and also to surround a channel section of the charge transfer device and the light receiving devices and an end portion of the device separation insulating film facing an end face of the light receiving device is arranged inwardly below a control electrode with respect to an end face of the control electrode on the light receiving device side.Type: GrantFiled: February 14, 2008Date of Patent: September 11, 2012Assignee: Sharp Kabushiki KaishaInventor: Tomohiko Kawamura
-
Patent number: 8258593Abstract: An image sensor and a method of manufacturing the same. An image sensor may include a first interlayer dielectric layer having a first metal wiring and/or a bonding silicon including impurity regions on and/or over a first interlayer dielectric layer. An image sensor may include a second interlayer dielectric layer formed on and/or over a bonding silicon, and/or a first contact plug connected to a first metal wiring. An image sensor may include a third interlayer dielectric layer on and/or over a second interlayer dielectric layer, a second contact plug connected to a first impurity region and/or a second metal wiring on and/or over a second interlayer dielectric layer. An image sensor may include and a color filter layer and/or a microlens. A dielectric layer may be between a first contact plug and a first impurity region. A dielectric layer may be on and/or over a second interlayer dielectric layer.Type: GrantFiled: November 9, 2009Date of Patent: September 4, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Ki-Jun Yun
-
Patent number: 8258506Abstract: Provided is a photoelectric conversion device comprising an electrically conductive film, a photoelectric conversion film, and a transparent electrically conductive film, wherein said photoelectric conversion film contains a crystallized fullerene or fullerene derivative, and said crystallized fullerene or fullerene derivative is oriented in the (111) direction perpendicularly to the film surface of said electrically conductive film.Type: GrantFiled: June 4, 2010Date of Patent: September 4, 2012Assignee: Fujifilm CorporationInventor: Tetsuro Mitsui
-
Patent number: 8253215Abstract: A two-terminal mesa phototransistor and a method for making it are disclosed. The photo transistor has a mesa structure having a substantially planar semiconductor surface. In the mesa structure is a first semiconductor region of a first doping type, and a second semiconductor region of a second doping type opposite to that of the first semiconductor region, forming a first semiconductor junction with the first region. In addition, a third semiconductor region of the first doping type forms a second semiconductor junction with the second region. The structure also includes a dielectric layer. The second semiconductor region, first semiconductor junction, and second semiconductor junction each has an intersection with the substantially planar semiconductor surface. The dielectric covers, and is in physical contact with, all of the intersections.Type: GrantFiled: January 14, 2010Date of Patent: August 28, 2012Assignee: Wavefront Holdings, LLCInventor: Jie Yao
-
Patent number: 8253148Abstract: An exemplary light emitting diode includes a conductive base, an LED die, a transparent conductive layer and at least one pad. The LED die includes a p-type GaN layer connected to the base, an active layer on the p-type GaN layer, and an n-type GaN layer on the active layer. The transparent conductive layer is coated on an exposed side of the n-type GaN layer. The exposed side has an arched central portion, which in one embodiment is concave and in another embodiment is convex. The at least one n-side pad is mounted on the transparent conductive layer. The at least one n-side pad and the conductive base are for connecting with a power source.Type: GrantFiled: June 28, 2010Date of Patent: August 28, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Chih-Chen Lai
-
Publication number: 20120199935Abstract: The invention discloses an optoelectronic device and method of fabricating the same. The optoelectronic device according to the invention includes a semiconductor structure combination, a first surface passivation layer formed on an upper surface of the semiconductor structure combination, and a second surface passivation layer formed on the first surface passivation layer. The semiconductor structure combination includes at least one P-N junction. In particular, the interfacial state density of the first surface passivation layer is lower than that of the second surface passivation layer, and the fixed oxide charge density of the second surface passivation layer is higher than that of the first surface passivation layer.Type: ApplicationFiled: November 28, 2011Publication date: August 9, 2012Applicants: SINO-AMERICAN SILICON PRODUCTS INC.Inventors: Miin-Jang Chen, Hsin-Jui Chen, Wen-Ching Hsu
-
Publication number: 20120193745Abstract: A photoelectric conversion portion, a charge holding portion, a transfer portion, and a sense node are formed in a P-type well. The charge holding portion is configured to include an N-type semiconductor region, which is a first semiconductor region holding charges in a portion different from the photoelectric conversion portion. A P-type semiconductor region having a higher concentration than the P-type well is disposed under the N-type semiconductor region.Type: ApplicationFiled: October 6, 2010Publication date: August 2, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Yusuke Onuki, Yuichiro Yamashita, Masahiro Kobayashi
-
Patent number: 8227881Abstract: A solar cell having improved efficiency and its method of manufacture includes: forming a porous layer on a surface of a semiconductor substrate; spraying a compound containing a dopant on the porous layer; and forming an emitter layer on the surface of the semiconductor substrate by diffusing the dopant.Type: GrantFiled: March 29, 2007Date of Patent: July 24, 2012Assignee: Samsung SDI Co., Ltd.Inventor: Sang-Wook Park
-
Patent number: 8227885Abstract: A selective light absorbing semiconductor surface is disclosed. Said semiconductor surface is characterized by the presence of indentations or protrusions comprising a grating of dimensions such as to enhance the absorption of selected frequencies of radiation. In a preferred embodiment of the present invention, said grating is formed on the surface of a doped semiconductor for the purposes of optical frequency down conversion. The semiconductor is doped so as to create energy levels within the forbidden zone between the conduction and valence bands. Incident radiation excites electrons from the valence to conduction band from where they decay to the meta-stable newly created energy level in the forbidden zone. From there, electrons return to the valence band, accompanied by the emission of radiation of lower frequency than that of the incident radiation. Optical frequency down-conversion is thus efficiently and rapidly accomplished.Type: GrantFiled: July 5, 2007Date of Patent: July 24, 2012Assignee: Borealis Technical LimitedInventors: Avto Tavkhelidze, Amiran Bibilashvili, Zaza Taliashvili
-
Patent number: 8222710Abstract: The present disclosure provides an image sensor semiconductor device. The image sensor semiconductor device includes an image sensor disposed in a semiconductor substrate, an inter-level dielectric (ILD) layer disposed on the semiconductor substrate, inter-metal-dielectric (IMD) layers and multi-layer interconnects (MLI) formed on the ILD layer, and a color filter formed in at least one of the IMD layers and overlying the image sensor.Type: GrantFiled: June 12, 2009Date of Patent: July 17, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhy-Ming Hung, Jen-Cheng Liu, Dun-Nian Yaung, Chun-Chieh Chuang