With Metallic Conductor Within Isolating Dielectric Or Between Semiconductor And Isolating Dielectric (e.g., Metal Shield Layer Or Internal Connection Layer) Patents (Class 257/508)
-
Patent number: 7855428Abstract: The invention relates to a design structure, and more particularly, to a design structure for a conductive liner for rad hard total dose immunity and a structure thereof. The structure includes at least one shallow trench isolation structure having oxide material and formed in an SOI. A dielectric liner is formed at an interface of the SOI within the at least one shallow trench isolation structure. A metal or metal alloy layer is formed in the at least one shallow trench isolation structure and between the dielectric liner and the oxide material.Type: GrantFiled: May 6, 2008Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: Robert H. Dennard, Mark C. Hakey, David V. Horak, Sanjay Mehta
-
Patent number: 7847367Abstract: An integrated circuit device includes an integrated circuit substrate and a first gate pattern on the substrate. A non-conductive barrier layer pattern is on the first gate pattern. The barrier layer pattern has openings at selected locations therein extending to the first gate pattern. A second gate pattern is on the barrier layer pattern and extends into the opening in the barrier layer pattern to electrically connect the second gate pattern to the first gate pattern.Type: GrantFiled: November 15, 2007Date of Patent: December 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-Ik Kim
-
Patent number: 7847368Abstract: This disclosure describes system(s) and/or method(s) enabling contacts for individual nanometer-scale-thickness layers of a multilayer film.Type: GrantFiled: April 16, 2008Date of Patent: December 7, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Paval Kornilovich, Peter Mardilovich, Sriram Ramamoorthi
-
Patent number: 7843033Abstract: An integrated circuit pad structure includes a ground strip (206) positioned below a pad (101). In one example a conductive element (102) is coupled to the pad (101), and at least two tiled layers, positioned below the first conductive element (102) and positioned above the ground strip (206) are included. A conductor (203), may run beneath the ground strip (206). In a second example, a pad (101) is seated on a ground shield cage having a bottom conductive ground element (302) including several ground strips where at least one ground strip (116) is along a signal routing path. The ground shield cage further includes a set of stacked conductive ground elements, stacked to form sidewalls (209, 210) of the cage. The top conductive ground element (301) of the stacked elements has an inner perimeter and an outer perimeter, such that the inner perimeter surrounds the pad (101) and the top conductive ground element (301) is in the plane of the conductive element (102) coupled to the pad (101).Type: GrantFiled: February 8, 2008Date of Patent: November 30, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Jyoti P. Mondal, David B. Harr
-
Publication number: 20100283119Abstract: A semiconductor device includes a buried layer and a deep contact for providing a low resistive connection to the buried layer. The deep contact is formed by doped polycrystalline silicon. A method of manufacturing a semiconductor device and a deep contact for providing a low resistive connection to the buried layer, with the steps of forming a buried layer, providing an active region adjacent the buried layer and forming a deep contact for providing a low resistive connection to the buried layer by patterning a contact shape for the deep contact on an upper surface of the active region, removing part of the active region underneath the contact shape to create a deep contact cavity. Subsequently a polycrystalline silicon layer for filling the deep contact cavity is deposited and doped.Type: ApplicationFiled: June 7, 2010Publication date: November 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Alfred HAEUSLER
-
Patent number: 7816264Abstract: A wafer processing method having a step of reducing the thickness of a wafer in only a device forming area where semiconductor chips are formed by grinding and etching the back side of the wafer to thereby form a recess on the back side of the wafer. At the same time, an annular projection is formed around the recess to thereby ensure the rigidity of the wafer. Accordingly, handling in shifting the wafer from the back side recess forming step to a subsequent step of forming a back side rewiring layer can be performed safely and easily.Type: GrantFiled: July 7, 2008Date of Patent: October 19, 2010Assignee: Disco CorporationInventors: Keiichi Kajiyama, Kazuhisa Arai
-
Patent number: 7816758Abstract: An integrated circuit is disclosed that includes a first layer made of active semiconductor material and extending along a first side of a buried layer, and trench structures, which cut through the layer made of active semiconductor material and have dielectric wall regions, whereby the dielectric wall regions isolate electrically subregions of the layer, made of active semiconductor material in the lateral direction, and whereby the trench structures, furthermore, have first inner regions, which are filled with electrically conductive material and contact the buried layer in an electrically conductive manner. The integrated circuit is notable in that the first wall regions of the trench structures completely cut through the buried layer and the second wall regions of the trench structures extend into the buried layer, without cutting it completely. Furthermore, a method for manufacturing such an integrated circuit is disclosed.Type: GrantFiled: July 24, 2006Date of Patent: October 19, 2010Assignee: Atmel Automotive GmbHInventor: Volker Dudek
-
Patent number: 7812455Abstract: A method for forming deep lithographic interconnects between a first metal and a second metal is provided. The method comprises depositing a first insulator layer on a semiconductor substrate; etching the first insulator layer at a selected location to provide at least a first via to the semiconductor substrate; depositing the first metal on the semiconductor substrate to form at least a first metal contact plug in the first via in contact with the semiconductor substrate; treating the semiconductor substrate with an in-situ plasma of a nitrogen containing gas wherein the plasma forms a nitride layer of the first metal at least capping a top surface of the first metal plug in the first via; and forming a second metal contact to the metal nitride layer capping at least the top surface of the first metal plug.Type: GrantFiled: June 16, 2008Date of Patent: October 12, 2010Assignee: Intel CorporationInventors: Sean King, Ruth Brain
-
Patent number: 7812391Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate having a plurality of active regions separately formed by a plurality of trenches formed in a surface of the substrate at predetermined intervals, a first gate insulating film formed on an upper surface of the substrate corresponding to each active region, a gate electrode of a memory cell transistor formed by depositing an electrical charge storage layer formed on an upper surface of the gate insulating film, a second gate insulating film and a control gate insulating film sequentially, an element isolation insulating film buried in each trench and formed from a coating type oxide film, and an insulating film formed inside each trench on a boundary between the semiconductor substrate and the element isolation insulating film, the insulating film containing nontransition metal atoms and having a film thickness not more than 5 ?.Type: GrantFiled: January 15, 2009Date of Patent: October 12, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiro Matsuo, Masayuki Tanaka, Atsuhiro Suzuki
-
Patent number: 7808072Abstract: A circuit board having a board body includes a via structure. The via structure includes a conductive connector passing through the board body and a conductive shield member surrounding at least a portion of the conductive connector. The shield member prevents distortion of a data signal applied to the conductive connector, and also intercepts electromagnetic waves generated by the conductive connector.Type: GrantFiled: May 8, 2008Date of Patent: October 5, 2010Assignee: Hynix Semiconductor Inc.Inventors: Bok Kyu Choi, Sang Joon Lim, Eul Chul Jang
-
Patent number: 7804704Abstract: A PMC memory including: a memory cell, the memory cell including, an active zone, a heating element disposed outside of the active zone, and at least two contacts that apply a writing voltage to the memory cell, wherein the heating element transitionally heats the memory cell-during a writing process in the memory cell to a writing temperature higher than an operating temperature of the memory cell outside the writing process.Type: GrantFiled: December 20, 2005Date of Patent: September 28, 2010Assignee: Commissariat A l'Energie AtomiqueInventor: Veronique Sousa
-
Patent number: 7800197Abstract: The present invention relates to a semiconductor device and a method of manufacture thereof, being capable of improving the high integration by increasing a cell region while securing the reliability of device and the process margin through forming a cell region and a core region with the stacking structure.Type: GrantFiled: June 5, 2008Date of Patent: September 21, 2010Assignee: Hynix Semiconductor Inc.Inventors: Yun Taek Hwang, Kwang Yong Lim
-
Patent number: 7795709Abstract: The specification describes a thin film Integrated Passive Device (IPD) design that achieves isolation between conductive runners by shielding the top and bottom regions of a noisy runner with metal shield plates. The shield plates are derived from metal interconnect layers. The invention can be implemented by merely modifying the mask pattern for the metal interconnect layers. No added elements or steps are needed to fabricate the IPDs. The invention is suitable for use in Multi-Chip Modules (MCMs) or other arrangements where digital circuits and RF circuits are in close proximity.Type: GrantFiled: October 30, 2007Date of Patent: September 14, 2010Assignee: Sychip Inc.Inventors: Yinon Degani, Yu Fan, Charley Chunlei Gao, Kunguan Sun, Liguo Sun
-
Patent number: 7786546Abstract: A system-on-chip (SoC) that is immune to electromagnetic interference has block shield rings fabricated therein. The SoC includes a microprocessor core; an on-chip bus interface; an embedded memory block; and an analog/mixed-signal integrated circuit shielded by an EMI shield ring encircling the analog/mixed-signal integrated circuit for protecting the analog/mixed-signal integrated circuit from electromagnetic interference. The EMI shield ring is grounded and includes a metal rampart consisting of multi-layer metals and vias. A pickup diffusion is connected to the metal rampart. In one embodiment, the memory block is also shielded.Type: GrantFiled: December 8, 2006Date of Patent: August 31, 2010Assignee: United Microelectronics Corp.Inventor: Yu-Hao Hsu
-
Publication number: 20100207237Abstract: An improved crack stop structure (and method of forming) is provided within a die seal ring of an integrated circuit die to increase crack resistance during the dicing of a semiconductor wafer. The crack stop structure includes a stack layer (of alternating insulating and conductive layers) and an anchor system extending from the stack layer to a predetermined point below the surface of the substrate. A crack stop trench is formed in the substrate and filled with material having good crack resistance to anchor the stack layer to the substrate.Type: ApplicationFiled: February 17, 2009Publication date: August 19, 2010Inventors: Alfred Yao, Kai Chong Chan
-
Patent number: 7763948Abstract: General purpose methods for the fabrication of integrated circuits from flexible membranes formed of very thin low stress dielectric materials, such as silicon dioxide or silicon nitride, and semiconductor layers. Semiconductor devices are formed in a semiconductor layer of the membrane. The semiconductor membrane layer is initially formed from a substrate of standard thickness, and all but a thin surface layer of the substrate is then etched or polished away. In another version, the flexible membrane is used as support and electrical interconnect for conventional integrated circuit die bonded thereto, with the interconnect formed in multiple layers in the membrane. Multiple die can be connected to one such membrane, which is then packaged as a multi-chip module. Other applications are based on (circuit) membrane processing for bipolar and MOSFET transistor fabrication, low impedance conductor interconnecting fabrication, flat panel displays, maskless (direct write) lithography, and 3D IC fabrication.Type: GrantFiled: October 22, 2004Date of Patent: July 27, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Glenn J Leedy
-
Patent number: 7755160Abstract: A method for producing a layer arrangement is disclosed. A layer of oxygen material and nitrogen material is formed over a substrate that has a plurality of electrically conductive structures and/or over a part of a surface of the electrically conductive structures. The layer is formed using a plasma-enhanced chemical vapor deposition process with nitrogen material being supplied during the supply of silicon material and oxygen material by means of an organic silicon precursor material. The layer of oxygen material and nitrogen material is formed in such a manner that an area free of material remains between the electrically conductive structures. An intermediate layer including an electrically insulating material is formed over the layer of oxygen material and nitrogen material. A covering layer is selectively formed over the intermediate layer such that the area free of material between the electrically conductive structures is sealed from the environment and forms a cavity.Type: GrantFiled: January 22, 2005Date of Patent: July 13, 2010Assignee: Infineon Technologies AGInventors: Zvonimir Gabric, Werner Pamler, Guenther Schindler
-
Publication number: 20100164055Abstract: A deep isolation trench extending from the main surface of a substrate to a desired depth is formed on the substrate with an insulating film in buried in it to form a through isolation portion. Subsequently, after a MOSFET is formed on the main surface of the substrate, an interlayer insulating film is deposited on the main surface of the substrate. Then, a deep conduction trench extending from the upper surface of the interlayer insulating film to a depth within the thickness of the substrate is formed in a region surrounded by the through isolation potion. Subsequently, a conductive film is buried in the deep conduction trench to form through interconnect portion. Then, after the undersurface of the substrate is ground and polished to an extent not to expose the through isolation portion and the through interconnect portion, wet etching is performed to an extent to expose parts of the lower portion of each of the through isolation portion and the through interconnect portion.Type: ApplicationFiled: March 5, 2010Publication date: July 1, 2010Applicant: HONDA MOTOR CO., LTD.Inventors: Nobuaki Miyakawa, Takanori Maebashi, Takahiro Kimura
-
Patent number: 7741696Abstract: A metal mesh structure for use in an integrated circuit is described. In one embodiment, a semiconductor integrated circuit includes a first region including, for example, a device layer having one or more active semiconductor devices. The circuit also includes a second region, which may include a metalization layer including circuit wires. The circuit further includes a layer of metal mesh interposed between the first and second regions, and which may be implemented on at least a portion of another metalization layer.Type: GrantFiled: December 16, 2004Date of Patent: June 22, 2010Assignee: ST-Ericsson SAInventor: Augusto M. Marques
-
Patent number: 7732889Abstract: A semiconductor device comprises an integrated circuit formed on a substrate with a signal interface and at least one isolator capacitor. The integrated circuit comprises a plurality of interleaved inter-metal dielectric layers and interlayer dielectrics formed on the substrate, a thick passivation layer formed on the plurality of the interleaved inter-metal dielectric layers and interlayer dielectrics, and a thick metal layer formed on the thick passivation layer. The thick passivation layer has a thickness selected to be greater than the isolation thickness whereby testing for defects is eliminated. The one or more isolator capacitors comprise the thick metal layer and a metal layer in the plurality of interleaved inter-metal dielectric layers and interlayer dielectrics separated by the thick passivation layer as an insulator.Type: GrantFiled: May 24, 2007Date of Patent: June 8, 2010Assignee: Akros Silicon Inc.Inventors: Philip John Crawley, Sajol Ghoshal
-
Publication number: 20100127344Abstract: An apparatus and method for providing a reliable connection to an internal node from the backside of an integrated circuit using focused ion beam (“FIB”) milling are disclosed herein. In accordance with at least some embodiments, an integrated circuit includes an isolation region, an active region, a first contact, and a metal layer. The isolation region separates adjacent integrated circuit devices. The first contact is disposed between the isolation region and the metal layer. The first contact is electrically connected to the active region. A dummy structure is disposed between the isolation region and the first contact. A FIB via is milled through the isolation region and the dummy structure to the first contact to establish an electrical connection with active region through the via.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kendall S. WILLS, Reena A. CHANPURA
-
Patent number: 7719079Abstract: A chip carrier substrate includes a capacitor aperture and a laterally separated via aperture, each located within a substrate. The capacitor aperture is formed with a narrower linewidth and shallower depth than the via aperture incident to a microloading effect within a plasma etch method that is used for simultaneously etching the capacitor aperture and the via aperture within the substrate. Subsequently a capacitor is formed and located within the capacitor aperture and a via is formed and located within the via apertures. Various combinations of a first capacitor plate layer, a capacitor dielectric layer and a second capacitor plate layer may be contiguous with respect to the capacitor aperture and the via aperture.Type: GrantFiled: January 18, 2007Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Paul S. Andry, Chirag S. Patel
-
Patent number: 7701034Abstract: An embodiment of the invention provides a semiconductor integrated circuit device having a dummy pattern for improving micro-loading effects. The device comprises an active region in a substrate and an isolation region in the substrate adjacent the active region. A plurality of dummy patterns are formed over the isolation region, wherein each dummy pattern is aligned parallel to and lengthwise dimension of the active region. The dummy patterns may have non-uniform spacing or non-uniform aspect ratios. The dummy pattern may have, in plan view, a rectangular shape, wherein its length is greater than the lengthwise dimension of the active region. The spacing between the dummy pattern and the active region may be less than about 1500 nm.Type: GrantFiled: November 17, 2005Date of Patent: April 20, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry Chuang, Kong-Beng Thei, Cheng-Cheng Kuo
-
Publication number: 20100090307Abstract: A structure obtaining a desired integrated circuit by sticking together a plurality of semiconductor substrates and electrically connecting integrated circuits formed on semiconductor chips of the respective semiconductor substrates is provided, and a penetrating electrode penetrating between a main surface and a rear surface of each of the semiconductor substrates and a penetrating separation portion separating the penetrating electrode are separately arranged. Thereby, after forming an insulation trench portion for formation of the penetrating separation portion on the semiconductor substrate, a MIS·FET is formed, and then, a conductive trench portion for formation of the penetrating electrode can be formed. Therefore, element characteristics of a semiconductor device having a three-dimensional structure can be improved.Type: ApplicationFiled: August 25, 2006Publication date: April 15, 2010Inventors: Satoshi Moriya, Toshio Saito, Goichi Yokoyama, Tsuyoshi Fujiwara, Hidenori Sato, Nobuaki Miyakawa
-
Publication number: 20100084736Abstract: A low resistance contact structure and method of making the structure. The structure includes a polysilicon contact through an upper silicon layer and buried oxide layer to a lower silicon layer of a silicon-on-insulation substrate. A region of the upper silicon layer surrounds the polysilicon contact and top surface of the polysilicon contact and surrounding region of upper silicon layer are metal silicided providing an extended contact area greater than the area of the top surface of polysilicon contact.Type: ApplicationFiled: November 6, 2009Publication date: April 8, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dinh Dang, Thai Doan, Jessica Anne Levy, Max Gerald Levy, Alan Frederick Norris, James Albert Slinkman
-
Publication number: 20100084735Abstract: A method for forming a seal ring is disclosed. First, a substrate including a MEMS region, a logic region and a seal ring region is provided. Second, a trench is formed in the MEMS region and multiple recesses are formed in the seal ring region. An oxide fills the trench and the recesses. Later, a MOS is form in the logic region and a dielectric layer is formed on the substrate. Then, an etching procedure is carried out to partially remove the dielectric layer and simultaneously remove the oxide in the multiple recesses completely to form a seal ring space. Afterwards, a metal fills the seal ring space to from the seal ring.Type: ApplicationFiled: October 8, 2008Publication date: April 8, 2010Inventor: Chin-Sheng Yang
-
Patent number: 7687877Abstract: An interconnect structure is provided that includes a dielectric material 52? having a dielectric constant of 4.0 or less and including a plurality of conductive features 56 embedded therein. The dielectric material 52? has an upper surface 52r that is located beneath an upper surface of each of the plurality of conductive features 56. A first dielectric cap 58 is located on the upper surface of the dielectric material 52? and extends onto at least a portion of the upper surface of each of the plurality of conductive features 56. As shown, the first dielectric cap 58 forms an interface 59 with each of the plurality of conductive features 56 that is opposite to an electrical field that is generated by neighboring conductive features. The inventive structure also includes a second dielectric cap 60 located on an exposed portion of the upper surface of each of the plurality of conductive features 56 not covered with the first dielectric cap 58.Type: GrantFiled: May 6, 2008Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, David V. Horak, Takeshi Nogami, Shom Ponoth
-
Patent number: 7687884Abstract: Manufacturing multiple solid state capacitors includes providing a metal substrate layer; forming on an upper surface of the substrate layer a plurality of upstanding bodies consisting of porous sintered valve-action metal; forming a dielectric layer on the bodies; forming a cathode layer on the dielectric layer; coating a top end of each upstanding body with at least one conducting intermediary layer by liquid or vapor phase deposition or by application of an immobilized flowable composition such as a solidifiable paste; forming an intimate physical contact between the cathode layer and the intermediate layer; encapsulating side walls of each body with an electrically insulating material; and dividing the processed substrate into a plurality of individual capacitor bodies each having a sleeve of encapsulating material, an anode terminal surface portion at one end consisting of exposed substrate and a cathode terminal surface portion at the other end consisting of exposed intermediary layer.Type: GrantFiled: February 26, 2004Date of Patent: March 30, 2010Assignee: AVX LimitedInventor: David Huntington
-
Patent number: 7671361Abstract: Provided are a semiconductor device including a fuse focus detector, a fabrication method thereof and a laser repair method. In a chip region, fuses may be formed at a first level. A fuse focus detector including first and second conductive layers may be formed in a scribe line region. The first conductive layer may be formed at the first level, while the second conductive layer may be formed at a different level. For a laser repair method, a target region may be divided into sub-regions. In one selected sub-region, the fuse focus detector may be laser scanned in a direction for a reflection light measurement providing information on a thickness of the fuse focus detector. Using the thickness information, a focus offset value of a fuse in the selected sub-region may be calculated. When the focus offset value is within an allowable range, fuse cutting may be performed.Type: GrantFiled: May 16, 2006Date of Patent: March 2, 2010Assignee: Samsung Electronics Co., LtdInventors: Kwang-kyu Bang, Yong-won Lee, Kyeong-seon Shin, Hyen-wook Ju, Jeong-kyu Kim
-
Patent number: 7667279Abstract: Disclosed is a semiconductor device which has a circuit-forming region. The semiconductor device has a semiconductor substrate, a plurality of insulating interlayer films, a guard ring, and a first MIM capacitor. The insulating interlayer films, which are stacked one upon another, are provided over the semiconductor substrate. The guard ring is formed in the plurality of insulating interlayer films and surrounds the circuit-forming region. The guard ring is separated from an insulating interlayer film including a topmost interconnect. The MIM capacitor is provided between the guard ring and the insulating interlayer film including the topmost interconnect.Type: GrantFiled: February 1, 2008Date of Patent: February 23, 2010Assignee: NEC Electronics CorporationInventor: Yasutaka Nakashiba
-
Patent number: 7665209Abstract: There is provided a wiring substrate for connecting a mounting board on one surface thereof and mounting an integrated circuit chip on the opposite surface to the surface. The wiring substrate has a conductive connecting portion penetrating the substrate for connecting to at least a portion of a wiring layer of the integrated circuit chip, with the portion of a wiring layer formed on the substrate, and an insulating portion formed at a lateral side of the connecting portion for surrounding the connecting portion via a portion of the wiring substrate.Type: GrantFiled: January 4, 2008Date of Patent: February 23, 2010Assignee: Sony CorporationInventor: Yoshiaki Komuro
-
Patent number: 7667302Abstract: An integrated circuit chip includes an analog and/or RF circuit block, a digital circuit, and a seal ring structure surrounding and protecting the analog and/or RF circuit block. The seal ring structure comprises a continuous outer seal ring, and a discontinuous inner seal ring divided into at least a first portion and a second portion. The second portion is situated in front of the analog and/or RF circuit block for shielding a noise from interfering the analog and/or RF circuit block.Type: GrantFiled: September 9, 2008Date of Patent: February 23, 2010Assignee: Mediatek Inc.Inventors: Tien-Chang Chang, Shi-Bai Chen, Tao Cheng
-
Patent number: 7659598Abstract: A ground shield is disclosed that includes a ‘cheesed’ metal positioned within a dielectric layer and a metal region positioned within a first metal level over the cheesed metal. The ground shield can have different forms depending on the metal used, and provisions are made to prevent diffusion of copper (Cu) when that is used as the metal in the cheese metal of the ground shield. The ground shield provides a low resistance, very thick metal at a first metal (M1) level for passive RF elements in conjunction with the standard back-end-of-line (BEOL) integration. The invention also includes a method of forming the ground shield.Type: GrantFiled: February 16, 2009Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Mete Erturk, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 7661086Abstract: A diagonal offset clock signal distribution system and method are presented that facilitate maximized placement of a diagonal offset clock signal distribution tree.Type: GrantFiled: June 30, 2006Date of Patent: February 9, 2010Inventors: Scott Pitkethly, Robert P. Masleid
-
Patent number: 7659597Abstract: An integrated circuit device includes a substrate including a trench therein and a conductive plug wire pattern in the trench. The conductive plug wire pattern includes a recessed portion that exposes portions of opposing sidewalls of the trench, and an integral plug portion that protrudes from a surface of the recessed portion to provide an electrical connection to at least one other conductive wire pattern on a different level of metallization. A surface of the plug portion may protrude to a substantially same level as a surface of the substrate adjacent to and outside the trench, and the surface of the recessed portion may be below the surface of the substrate outside the trench. Related fabrication methods are also discussed.Type: GrantFiled: February 16, 2007Date of Patent: February 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Goo Kim, Yun-Gi Kim, Jae-Man Yoon, Hyeoung-Won Seo
-
Patent number: 7652291Abstract: A flat panel display that can prevent a voltage drop of a driving power and, at the same time, minimizes the characteristic reduction of electronic devices located in a circuit region where various circuit devices are located includes: a substrate; an insulating film arranged on the substrate; a pixel region including at least one light emitting diode, the pixel region arranged on the insulating film and adapted to display an image; a circuit region arranged on the insulating film and including electronic devices adapted to control signals supplied to the pixel region; and a conductive film interposed between the substrate and the insulating film in a region corresponding to the pixel region and electrically connected to one electrode of the light emitting diode.Type: GrantFiled: May 24, 2006Date of Patent: January 26, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventors: Jae-Bon Koo, Jae-Kyeong Jeong, Hyun-Soo Shin, Yeon-Gon Mo
-
Patent number: 7652344Abstract: A semiconductor device that can suppress noise transmission through a seal ring provided between two device regions. The semiconductor device includes a logic unit and an analog unit. The semiconductor device further includes a silicon substrate, an insulating interlayer, a seal ring surrounding the outer periphery of the logic unit composed of a conductive film buried in the insulating interlayer, a well provided on the silicon substrate, and an N well guard ring that blocks conduction of a path from the logic unit, through the seal ring to the analog unit. The N well guard ring is disposed between the seal ring region 106 and the logic unit or the analog unit.Type: GrantFiled: September 11, 2007Date of Patent: January 26, 2010Assignee: NEC Electronics CorporationInventor: Shinichi Uchida
-
Patent number: 7638854Abstract: A semiconductor device is provided that includes wiring patterns on a substrate formed of an organic insulating film, and a semiconductor chip mounted on the substrate. A liquid crystal display panel and a PW board are electrically connected to each other with an anisotropic conductive adhesive. At least one surface of the insulating film is treated with a silicon coupling material. The silicon coupling material contains silicon (Si) at a surface element density of 0.5 atomic percent to 12.0 atomic percent on a surface of the insulating film.Type: GrantFiled: January 17, 2006Date of Patent: December 29, 2009Assignee: Sharp Kabushiki KaishaInventors: Yasuhiko Tanaka, Kenji Toyosawa
-
Patent number: 7633136Abstract: A semiconductor device includes an interlayer insulating film on a substrate. A runner part includes a plurality of runner lines spaced apart from each other by a regular interval under the interlayer insulating film. A fuse cut part includes a plurality of fuse lines spaced apart from each other by a wider interval than the interval between the runner lines. A via in the interlayer insulating film connects a fuse line and a runner line to each other.Type: GrantFiled: December 6, 2006Date of Patent: December 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Man-Jong Yu
-
Publication number: 20090302415Abstract: Micro-electromechanical system (MEMS) devices and methods of manufacture thereof are disclosed. In one embodiment, a MEMS device includes a semiconductive layer disposed over a substrate. A trench is disposed in the semiconductive layer, the trench with a first sidewall and an opposite second sidewall. A first insulating material layer is disposed over an upper portion of the first sidewall, and a conductive material disposed within the trench. An air gap is disposed between the conductive material and the semiconductive layer.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Inventors: Karl-Heinz Mueller, Bernhard Winkler, Robert Gruenberger
-
Publication number: 20090278226Abstract: The invention relates to a design structure, and more particularly, to a design structure for a conductive liner for rad hard total dose immunity and a structure thereof. The structure includes at least one shallow trench isolation structure having oxide material and formed in an SIO. A dielectric liner is formed at an interface of the SIO within the at least one shallow trench isolation structure. A metal or metal alloy layer is formed in the at least one shallow trench isolation structure and between the dielectric liner and the oxide material.Type: ApplicationFiled: May 6, 2008Publication date: November 12, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert H. DENNARD, Mark C. Hakey, David V. Horak, Sanjay Mehta
-
Patent number: 7615841Abstract: A semiconductor structure for preventing coupling noise in integrated circuits and a method of forming the same are provided. The semiconductor structure includes a signal-grounded seal ring. The seal ring includes a plurality of metal lines, each in a respective metal layer and surrounding a circuit region of the semiconductor chip, a plurality of vias connecting respective metal lines, and a plurality of dielectric layers isolating each metal layer from any other metal layers. The seal ring may further include additional seal rings formed inside or outside the seal ring. The semiconductor structure may include laser fuses and protective rings. The protective rings are preferably signal grounded. Cross talk between sub circuits in a chip can be reduced by forming a seal ring extension between the sub circuits.Type: GrantFiled: May 2, 2005Date of Patent: November 10, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Hsueh-Chung Chen
-
Publication number: 20090273023Abstract: In one embodiment, a transistor fabricated on a semiconductor die includes a first section of transistor segments disposed in a first area of the semiconductor die, and a second section of transistor segments disposed in a second area of the semiconductor die adjacent the first area. Each of the transistor segments in the first and second sections includes a pillar of a semiconductor material that extends in a vertical direction. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. Outer field plates of transistor segments adjoining first and second sections are either separated or partially merged.Type: ApplicationFiled: June 2, 2009Publication date: November 5, 2009Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Wayne Bryan Grabowski
-
Patent number: 7612453Abstract: A semiconductor device includes in an interconnect structure which includes a first interconnect made of a copper-containing metal, a first Cu silicide layer covering the upper portion of the first interconnect, a conductive first plug provided on the upper portion of the Cu silicide layer and connected to the first interconnect, a Cu silicide layer covering the upper portion of the first plug, a first porous MSQ film provided over the side wall from the first interconnect through the first plug and formed to cover the side wall of the first interconnect, the upper portion of the first interconnect, and the side wall of the first plug, and a first SiCN film disposed under the first porous MSQ film to contact with the lower portion of the side wall of the first interconnect and having the greater film density than the first porous MSQ film.Type: GrantFiled: February 23, 2006Date of Patent: November 3, 2009Assignee: NEC Electronics CorporationInventor: Tatsuya Usami
-
Patent number: 7608928Abstract: A laminate includes a copper wiring layer (20) provided over a semiconductor layer and having a specific pattern, a protective layer (30) formed of a polybenzoxazole resin layer provided on the copper wiring layer (20), and an insulating layer (40) provided on the protective layer.Type: GrantFiled: May 20, 2005Date of Patent: October 27, 2009Assignees: JSR Corporation, Sumitomo Bakelite Co., Ltd.Inventors: Kaori Shirato, Atsushi Shiota, Masahiro Tada, Sumitoshi Asakuma
-
Patent number: 7601994Abstract: According to one aspect of the present invention, at least one or more of patterns required for manufacturing a display device, such as a conductive layer which forms a wiring or an electrode and a mask, is formed by a droplet discharging method. At that time, a portion of the gate insulating film where is not located under the semiconductor layer is removed during manufacturing steps of the present invention.Type: GrantFiled: November 5, 2004Date of Patent: October 13, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kunihiko Fukuchi, Gen Fujii, Osamu Nakamura, Shinji Maekawa
-
Publication number: 20090250783Abstract: A semiconductor chip 100 includes a logic unit and an analog unit 153. Furthermore, the semiconductor chip 100 includes a silicon substrate 101; a first insulating film 123 to a sixth insulating film 143 formed on the silicon substrate 101; and an annular seal ring 105 consisting of a first conductive ring 125 to a sixth conductive ring 145 buried in the first insulating film 123 to the sixth insulating film 143, which surrounds the periphery of the logic unit and the analog unit 153. In the seal ring region 106, there is formed a pn junction acting as a nonconducting part 104, which blocks conduction in a path from the logic unit, through the seal ring 105 to the analog unit 153.Type: ApplicationFiled: April 21, 2009Publication date: October 8, 2009Applicant: NEC ELECTRONICS CORPORATIONInventor: Yasutaka NAKASHIBA
-
Patent number: 7598597Abstract: A second shield layer, under the master shielding layer, is added to a segmented MRAM array. This additional shielding is patterned so as to provide one shield per bit slice. The placement of longitudinal biasing tabs at the ends of these segmented shields ensures that each segmented shield is a single magnetic domain, making it highly effective as a shield against very small stray fields.Type: GrantFiled: November 3, 2008Date of Patent: October 6, 2009Assignee: MagIC Technologies, Inc.Inventors: Yimin Guo, Po-Kang Wang
-
Publication number: 20090243031Abstract: In one embodiment, the present invention provides a method of fabricating a semiconducting device that includes providing a substrate including at least one semiconducting region and at least one oxygen source region; forming an oxygen barrier material atop portions of an upper surface of the at least one oxygen region; forming a high-k gate dielectric on the substrate including the at least one semiconducting region, wherein oxygen barrier material separates the high-k gate dielectric from the at least one oxygen source material; and forming a gate conductor atop the high-k gate dielectric.Type: ApplicationFiled: March 26, 2008Publication date: October 1, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wesley C. Natzle, Renee T. Mo, Rashmi Jha, Kathryn T. Schonenberg, Richard A. Conti
-
Patent number: 7589390Abstract: A shielded through-via that reduces the effect of parasitic capacitance between the through-via and surrounding wafer while providing high isolation from neighboring signals. A shield electrode is formed in the insulating region and spaced apart from the through-via. A coupling element couples at least the time-varying portion of the signal carried on the through-via to the shield electrode. This reduces the effect of any parasitic capacitance between the through-via and the shield electrode, hence the surrounding wafer.Type: GrantFiled: March 10, 2006Date of Patent: September 15, 2009Assignee: Teledyne Technologies, IncorporatedInventor: Jun Jason Yao