With Metallic Conductor Within Isolating Dielectric Or Between Semiconductor And Isolating Dielectric (e.g., Metal Shield Layer Or Internal Connection Layer) Patents (Class 257/508)
-
Patent number: 6894363Abstract: A semiconductor device adopting shallow trench isolation for reducing an internal stress of a semiconductor substrate. The semiconductor device is composed of a semiconductor substrate provided with a trench for isolation, and an insulating film formed to cover the trench for relaxing an internal stress of the semiconductor substrate. The insulating film includes a first portion disposed to be opposed to a bottom of the trench, and a second portion disposed to be opposed to a side of the trench. A first thickness of the first portion is different from a second thickness of the second portion.Type: GrantFiled: September 30, 2002Date of Patent: May 17, 2005Assignee: Elpida Memory, Inc.Inventor: Kazuhiro Tamura
-
Patent number: 6894362Abstract: Disclosed is a manufacturing method to fabricate Heterojunction Bipolar Transistors (HBTs) that enables self-alignment of emitter and base metal contact layers with precise sub-micron spacing using a dielectric-assisted metal lift-off process. Such an HBT process relies on the formation of an “H-shaped” dielectric (i.e., Si3N4/SiO2) mask conformally deposited on top of the emitter contact metallization that is used to remove excess base metal through lift-off by a wet chemical HF-based etch. This HBT process also uses a thin selective etch-stop layer buried within the emitter layer to prevent wet chemical over-etching to the base and improves HBT reliability by forming a non-conducting, depleted ledge above the extrinsic base layer. The geometry of the self-aligned emitter and base metal contacts in the HBT insures conformal coverage of dielectric encapsulation films, preferably Si3N4 and/or SiO2, for reliable HBT emitter p-n junction passivation.Type: GrantFiled: March 28, 2003Date of Patent: May 17, 2005Inventor: Roger J. Malik
-
Patent number: 6891261Abstract: A semiconductor device having regions for forming a plurality of functional blocks and a region for forming wiring layers for connecting the functional blocks, wherein each of the regions for forming the functional blocks includes a multilayer wiring, and the region for forming the wiring layers for connecting adjacent functional blocks includes a coaxial line comprised of a signal line and a ground line surrounding the signal line via an insulating film.Type: GrantFiled: November 7, 2001Date of Patent: May 10, 2005Assignee: Sharp Kabushiki KaishaInventor: Nobuyoshi Awaya
-
Patent number: 6888214Abstract: Isolation methods and devices for isolating regions of a semiconductor device. The isolation method and structure include forming an isolating trench in an active area and filling the trench with a doped conductive material containing silicon. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. There is also provided a method and structure for isolating the regions by providing a trench in an active area of a substrate, growing an epitaxial layer in the trench to fill the trench or to partially fill the trench and depositing an insulating material over the epitaxial layer and within the trench to completely fill the trench.Type: GrantFiled: November 12, 2002Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Howard Rhodes
-
Patent number: 6879017Abstract: A typical integrated-circuit fabrication requires interconnecting millions of microscopic transistors and resistors with metal wires. Making the metal wires flush, or coplanar, with underlying insulation requires digging trenches in the insulation, and then filling the trenches with metal to form the wires. The invention provides a new “trench-less” or “self-planarizing” method of making coplanar metal wires. Specifically, one embodiment forms a first layer that includes silicon and germanium; oxidizes a region of the first layer to define an oxidized region and a non-oxidized region; and reacts aluminum or an aluminum alloy with the non-oxidized region. The reaction substitutes, or replaces, the non-oxidized region with aluminum to form a metallic wire coplanar with the first layer. Another step removes germanium oxide from the oxidized region to form a porous insulation having a very low dielectric constant, thereby reducing capacitance.Type: GrantFiled: January 7, 2003Date of Patent: April 12, 2005Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Paul A. Farrar
-
Patent number: 6878632Abstract: A semiconductor device capable of suppressing diffusion of copper at an interface between a copper wire and a cap film to enhance an electromigration resistance to ensure reliability of the copper wire, and a manufacturing method thereof are provided. The semiconductor device according to the present invention comprises an insulating film (12) formed on a substrate (11), a concave portion (13) (for example, a groove) formed in the insulating film, a conductive layer (15) embedded in the concave portion through a barrier layer (14), and a cobalt tungsten phosphorus coating (16) to connect with the barrier layer on the side of the conductive layer and to coat the conductive layer on the opening side of the concave portion.Type: GrantFiled: October 12, 2001Date of Patent: April 12, 2005Assignee: Sony CorporationInventors: Takeshi Nogami, Naoki Komai, Hideyuki Kito, Mitsuru Taguchi
-
Patent number: 6879005Abstract: A high withstand voltage semiconductor device, comprises: a substrate, a semiconductor layer formed on an upper surface of the substrate, a lateral semiconductor device formed in a surface region of the semiconductor layer and having a first principal electrode in its inner location and a second principal electrode in its outer location so as to let primary current flow between the first and second principal electrodes, a field insulation film formed inside from the second principal electrode in an upper surface of the semiconductor layer to surround the first principal electrode, a resistive field plate formed on an upper surface of the field insulation film to surround the first principal electrode and sectioned in a plurality of circular field plates in an approximate circular arrangement orbiting gradually from the vicinity of the first principal electrode toward the second principal electrode, the innermost one of the circular field plates being electrically connected to the first principal electrode whiType: GrantFiled: March 2, 2004Date of Patent: April 12, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Yamaguchi, Akio Nakagawa
-
Patent number: 6873026Abstract: A composition comprises a first component that provides a predetermined response to radiation, and a second component. Upon curing of the composition, portions of the first component bind together portions of the second component to form an inhomogeneous material having physical properties substantially determined by the second component. The function provided by the first component's response to radiation and the macroscopic properties determined by the second component are largely decoupled and thus may be separately optimized. Some embodiments provide photo-patternable low dielectric constant materials that may be advantageously employed in metal interconnect layers in integrated circuits, for example.Type: GrantFiled: March 4, 2002Date of Patent: March 29, 2005Assignee: Novellus Systems, Inc.Inventors: Paul E. Brunemeier, Archita Sengupta, Justin F. Gaynor, Robert H. Havemann
-
Patent number: 6864521Abstract: A method for controlling silver doping of a chalcogenide glass in a resistance variable memory element is disclosed herein. The method includes forming a thin metal containing layer having a thickness of less than about 250 Angstroms over a second chalcogenide glass layer, formed over a first metal containing layer, formed over a first chalcogenide glass layer. The thin metal containing layer preferably is a silver layer. An electrode may be formed over the thin silver layer. The electrode preferably does not contain silver.Type: GrantFiled: August 29, 2002Date of Patent: March 8, 2005Assignee: Micron Technology, Inc.Inventors: John T. Moore, Kristy A. Campbell, Terry L. Gilton
-
Patent number: 6849387Abstract: A method for integrating copper with an MIM capacitor during the formation the MIM capacitor. The MIM capacitor is generally formed upon a substrate and at least one copper layer is deposited upon the substrate and layers thereof to form at least one metal layer from which the MIM capacitor is formed, such that the MIM capacitor may be adapted for use with an embedded DRAM device. The MIM capacitor comprises a low-temperature MIM capacitor. At least one DRAM crown photo layer may be formed upon the substrate and layers thereof to form the MIM capacitor. The number of additional lithographic steps required in BEOL manufacturing operations is thus only one, while the capacitance of the MIM capacitor can be improved greatly because the sequential process of the DRAM crown photo patterning steps may be altered.Type: GrantFiled: February 21, 2002Date of Patent: February 1, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Hsiung Chiang, Chi-Hsin Lo
-
Patent number: 6847092Abstract: A capacitor for a semiconductor device and a method of manufacturing a capacitor for a semiconductor device is disclosed that uses radial current flow. The capacitor includes a semiconductor substrate that includes a plurality of insulation islands. An insulation layer is formed over the semiconductor substrate. Gate electrodes are formed on top of the insulation layer. An array of CD contact pads including a plurality of CD contacts are connected to the semiconductor substrate in a first predetermined number of locations. An array of CG contact pads including at least one CG contact connected to the gate electrodes such that each CG contact is connected to a respective gate electrode above a respective insulation island in a second predetermined number of locations.Type: GrantFiled: March 6, 2003Date of Patent: January 25, 2005Assignee: Infineon Technologies AGInventors: Michael Maldei, Malati Hegde, Guenter Gerstmeier, Jinwhan Lee, Steven M. Baker, Jon S. Berry, II, Brian Cousineau, Wenchao Zheng
-
Patent number: 6844613Abstract: A floating electrode (201) and an electrode (202) are coupled together by an electrostatic capacitance (C1), the floating electrode (201) and an electrode (203) are coupled together by an electrostatic capacitance (C2), and an electrode (200) and the floating electrode (201) are coupled together by an electrostatic capacitance (C3). The potential of the floating electrode (201) is lower than the potential applied to the electrode (200). The floating electrode (201) covers above the electrode (200). For example, as viewed in section, the elevation angles (?, ?) of widthwise edges of the electrode (201) from the near widthwise edges of the electrode (200) should preferably be not more than 45 degrees.Type: GrantFiled: May 7, 2003Date of Patent: January 18, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kazuhiro Shimizu
-
Patent number: 6841847Abstract: A 3-D spiral stacked inductor is provided having a substrate with a plurality of turns in a plurality of levels wherein the number of levels increases from an inner turn to the outer turn of the inductor. First and second connecting portions are respectively connected to an inner turn and an outermost turn, and dielectric material contains the first and second connecting portions and the plurality of turns over the substrate.Type: GrantFiled: September 4, 2002Date of Patent: January 11, 2005Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Choon-Beng Sia, Kiat Seng Yeo, Shao-fu Sanford Chu, Cheng Yeow Ng, Kok Wai Chew, Wang Ling Goh
-
Patent number: 6841455Abstract: An integrated circuit wafer, covered by a protective overcoat, comprising an array of integrated circuit chips bordered by seal regions and separated by dicing lines; at least two sets of substantially parallel structures within each of said seal regions, each set extending along the edge of a chip on opposite sides of each said dicing line, respectively; each of said sets comprising at least one continuous barrier wall adjacent each chip, respectively; at least one sacrificial composite structure in combination therewith, between said wall and the center of said dicing line, said composite structure being a discontinuous barrier wall comprising metal rivets interconnecting electrically conductive layers in an alternating manner, whereby said composite structure provides mechanical strength to said sets and simultaneously disperses the energy associated with crack propagation; and at least one slot opened into said protective overcoat, reaching from the surface of said overcoat at least to the surface-nearestType: GrantFiled: December 13, 2002Date of Patent: January 11, 2005Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. West, Paul M. Gillespie
-
Patent number: 6835995Abstract: A method is provided for forming a material with a low dielectric constant, suitable for electrical isolation in integrated circuits. The material and method of manufacture has particular use as an interlevel dielectric between metal lines in integrated circuits. In a disclosed embodiment, methylsilane is reacted with hydrogen peroxide to deposit a silicon hydroxide layer incorporating carbon. The layer is then treated by exposure to a plasma containing oxygen, and annealing the layer at a temperature of higher than about 450° C. or higher.Type: GrantFiled: December 27, 2001Date of Patent: December 28, 2004Assignee: Micron Technology, Inc.Inventor: Weimin Li
-
Patent number: 6822329Abstract: Each connecting pad includes a continuous top metal layer on the top metallization level and having on its top face an area for welding a connecting wire. Also, the pad has a reinforcing structure under the welding area and includes at least one discontinuous metal layer on the immediately next lower metallization level, metal vias connecting the discontinuous metal layer to the bottom surface of the top metal layer, and an isolating cover covering the discontinuous metal layer and its discontinuities as well as the inter-via spaces between the two metallic layers.Type: GrantFiled: May 14, 2002Date of Patent: November 23, 2004Assignee: STMicroelectronics SAInventors: Michel Varrot, Guillaume Bouche, Roberto Gonella, Eric Sabouret
-
Patent number: 6822330Abstract: Disclosed is a semiconductor integrated circuit device which includes a test element group circuit connected between a first and a second pad. The test element group circuit includes a plurality of semiconductor devices connected in series between the first and second pads. At least two adjacent ones of the semiconductor devices are connected to each other via a signal path that is formed by a multi-layer interconnection structure.Type: GrantFiled: January 16, 2003Date of Patent: November 23, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Chul-Sung Park, Yong-Hwan Noh, Byong-Kwon Lee, Hyang-Ja Yang
-
Patent number: 6822296Abstract: A complementary metal-oxide semiconductor (CMOS) structure for a battery protection circuit and a battery protection circuit therewith. A tri-well technique or a buried layer technique is used for such CMOS structure to allow the battery protection circuit therewith to operate at different low voltage levels. Thereby, low voltage process can be realized to effectively reduce the cost of the chip and simplify the design.Type: GrantFiled: April 24, 2003Date of Patent: November 23, 2004Assignee: TOPRO Technology, Inc.Inventor: Chi-Chang Wang
-
Publication number: 20040222487Abstract: The semiconductor device includes a multilevel interconnection formed on a semiconductor substrate. The multilevel interconnection includes a plurality of wiring layers each of which is insulated by an insulating layer. A metal member is formed as a shielding film in a same plane as a wiring layer. As a result, the shielding layer can be formed without increasing the number of process steps.Type: ApplicationFiled: January 8, 2004Publication date: November 11, 2004Inventors: Shinji Tanabe, Tuguto Maruko
-
Patent number: 6812540Abstract: A semiconductor integrated circuit device is provided, in which variation in the threshold voltage of a MISFET, for example, a MISFET pair that constitute a sense amplifier, can be reduced. In a logic circuit area over which a logic circuit such as a sense amplifier circuit required to drive a memory cell is formed, n-type active areas having no gate electrode are arranged at both edges of active areas over which a p-channel MISFET pair for constituting a sense amplifier are formed. Assuming that the width between active areas nwp1 and nw1 is L4, the width between active areas nwp2 and nw2 is L6, and the width between active areas nwp1 and nwp2 is L5, (L4−L5), (L6−L5), and (L4−L6) are set equal to almost zero or smaller than twice the minimum processing dimension, so that the variation in shape of the device isolation trenches with the widths L4, L5, and L6 can be reduced, and the threshold voltage difference in the MISFET pair can be reduced.Type: GrantFiled: November 19, 2002Date of Patent: November 2, 2004Assignees: Hitachi, Ltd., Elpida Memory, Inc.Inventors: Norikatsu Takaura, Riichiro Takemura, Hideyuki Matsuoka, Shinichiro Kimura, Hisao Asakura, Ryo Nagai, Satoru Yamada
-
Publication number: 20040207039Abstract: A semiconductor device comprises a semiconductor substrate having a substrate top surface on which a device should be formed; a gate electrode having an opposed surface opposed to said substrate top surface, and electrically insulated from said semiconductor substrate by a gate insulating film, a trench formed through said gate electrode into said semiconductor substrate to electrically isolate a device region for forming a device from the remainder region of said substrate top surface, a first boundary end portion, which is defined between a substrate side surface of said semiconductor substrate forming a part of the side surface of said trench and said substrate top surface, and a second boundary end portion, which is defined between a gate side surface of said gate electrode forming another part of the side surface of said trench and said opposed surface, wherein said first boundary end portion and said second boundary end portion have spherical shapes having a curvature radius not smaller than 30 angstromType: ApplicationFiled: May 6, 2004Publication date: October 21, 2004Applicant: Kabushiki Kaisha ToshibaInventors: Tadashi Iguchi, Hiroaki Tsunoda, Koichi Matsuno
-
Patent number: 6803622Abstract: A semiconductor device includes a semiconductor substrate; a first insulating film formed on the top surface of the semiconductor substrate; a first gate electrode formed on the first insulating film; a second insulating film having a three-layered structure made by sequentially depositing a first kind of insulating layer, a second kind of insulating layer and a first kind of insulating layer on the first gate electrode; a second gate electrode formed on the second insulating film; a first plane including the side surface of the first gate electrode or the side surface of the second gate electrode; and a second plane including the side surface of the second kind of insulating layer, wherein distance between said first plane and said second plane does not exceed 5 nm.Type: GrantFiled: October 22, 2002Date of Patent: October 12, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Matsuno, Junichi Shiozawa
-
Patent number: 6798039Abstract: Integrated circuit inductors achieve high quality factors by replacing a single conductive strand having a first cross-sectional area with a plurality of conductive strands having a combined second cross-sectional area that is smaller than the first cross-sectional area and a combined periphery that is greater than a periphery of the single conductive strand. The dimensions of the plurality of the conductive strands are greater than a skin depth at a desired operating frequency. This results in slightly higher dc resistance, but significantly lower ac resistance. The conductive strands are electrically coupled in parallel and extend side-by-side across an integrated circuit substrate. These strands include a plurality of crossing strand segments that enable the respective strand to be repeatedly transposed from one side of the plurality of strands to another side of the plurality of strands without electrical interruption.Type: GrantFiled: October 21, 2002Date of Patent: September 28, 2004Assignee: Integrated Device Technology, Inc.Inventors: Timothy Gillespie, Peter Knight
-
Patent number: 6797589Abstract: A method of manufacturing an insulating micro-structure by etching a plurality of trenches in a silicon substrate and filling said trenches with insulating materials. The trenches are etched and then oxidized until completely or almost completely filled with silicon dioxide. Additional insulating material is then deposited as necessary to fill any remaining trenches, thus forming the structure. When the top of the structure is metallized, the insulating structure increases voltage resistance and reduces the capacitive coupling between the metal and the silicon substrate. Part of the silicon substrate underlying the structure is optionally removed further to reduce the capacitive coupling effect. Hybrid silicon-insulator structures can be formed to gain the effect of the benefits of the structure in three-dimensional configurations, and to permit metallization of more than one side of the structure.Type: GrantFiled: December 18, 2002Date of Patent: September 28, 2004Assignee: Kionix, Inc.Inventors: Scott G. Adams, Scott A. Miller
-
Patent number: 6787875Abstract: A method of forming a via in an integrated circuit is provided. The method includes forming a stack including a first layer, a hard mask layer, and at least one intermediate layer disposed between the first layer and the hard mask layer. The first layer comprises a first metal line. The method further includes forming a channel in the hard mask layer. The channel has a first side and a second side opposite the first side. The method further includes forming a resist layer having an opening extending over both the first and second sides of the channel. The method further includes forming a metal line trench and a via opening aligned with the first and second sides of the channel. The method further includes filling the filling the metal line trench and the via opening with a conductive material to create a second metal line and a via connecting the second metal line with the first metal line.Type: GrantFiled: August 5, 2002Date of Patent: September 7, 2004Assignee: Texas Instruments IncorporatedInventors: Kenneth D. Brennan, Paul M. Gillespie
-
Patent number: 6787438Abstract: A microelectromechanical device is provided which includes a contact structure interposed between a pair of electrodes arranged beneath a beam. In some embodiments, the device may include additional contact structures interposed between the pair of electrodes. For example, the device may include at least three contact structures between the pair of electrodes. In some embodiments, the beam may be suspended above the pair of electrodes by a support structure affixed to a first end of the beam. Such a device may further include an additional support structure affixed to a second end of the beam. In some cases, the device may be adapted to pass a signal from the first end to the second end of the beam. In addition or alternatively, the device may be adapted to pass the signal between one or both ends of the beam and one or more of the contact structures.Type: GrantFiled: October 16, 2001Date of Patent: September 7, 2004Assignee: Teravieta Technologies, Inc.Inventor: Richard D. Nelson
-
Patent number: 6787876Abstract: A semiconductor device comprises a substrate (11) having an insulating layer (12) formed on a surface thereof, and a silicon layer (13) located on a surface of the insulating layer. A trench (14) extends from a surface of the silicon layer (13) through the insulating layer (12) and into the substrate (11). An insulating liner (14a) is located on the side walls and the base of the trench (14), and an in-fill (14b) of thermally-conductive material is formed within the insulating liner. The insulating liner (14a), the in-fill material (14b) and the distance over which the trench 14) extends into the substrate (11) are such as to promote flow of heat from the silicon layer (13) to the substrate.Type: GrantFiled: September 12, 2001Date of Patent: September 7, 2004Assignee: Zarlink Semiconductor LimitedInventor: Martin Clive Wilson
-
Patent number: 6787909Abstract: A structure for preventing MMICs (Monolithic Microwave Integrated Circuits) from deterioration in the high-frequency transmission characteristics thereof, which results from mechanical pressure applied to the pads during the wire-bonding thereto for external connection. The structure includes a groove provided in the surface of the interlayer insulation film around each of the pads. The line conductor for transmitting high-frequency signals is free from the peeling off or bending thereof, which is caused by the deformation in the interlayer insulation films during when the mechanical pressure applied to the pads, and thus, the change in the transmission characteristics of the line conductor can be minimized, and the reliability of MMICs can be improved.Type: GrantFiled: March 1, 2002Date of Patent: September 7, 2004Assignee: Fujitsu Quantum Devices LimitedInventors: Yutaka Mimino, Osamu Baba, Yoshio Aoki, Muneharu Gotoh
-
Patent number: 6784485Abstract: A semiconductor device containing a diffusion barrier layer is provided. The semiconductor device includes at least a semiconductor substrate containing conductive metal elements; and, a diffusion barrier layer applied to at least a portion of the substrate in contact with the conductive metal elements, the diffusion barrier layer having an upper surface and a lower surface and a central portion, and being formed from silicon, carbon, nitrogen and hydrogen with the nitrogen being non-uniformly distributed throughout the diffusion barrier layer. Thus, the nitrogen is more concentrated near the lower and upper surfaces of the diffusion barrier layer as compared to the central portion of the diffusion barrier layer. Methods for making the semiconductor devices are also provided.Type: GrantFiled: February 11, 2000Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Stephan Alan Cohen, Timothy Joseph Dalton, John Anthony Fitzsimmons, Stephen McConnell Gates, Lynne M. Gignac, Paul Charles Jamison, Kang-Wook Lee, Sampath Purushothaman, Darryl D. Restaino, Eva Simonyi, Horatio Seymour Wildman
-
Patent number: 6777770Abstract: Systems, devices and methods are provided to improve performance of integrated circuits by providing a low-k insulator. One aspect is an integrated circuit insulator structure that includes a vapor-deposited dielectric material. The dielectric material has a predetermined microstructure formed using a glancing angle deposition (GLAD) process. The microstructure includes columnar structures that provide a porous dielectric material. One aspect is a method of forming a low-k insulator structure. In one embodiment, a predetermined vapor flux incidence angle &thgr; is set with respect to a normal vector for a substrate surface so as to promote a dielectric microstructure with individual columnar structures. Vapor deposition and substrate motion are coordinated so as to form columnar structures in a predetermined shape. Other aspects are provided herein.Type: GrantFiled: March 25, 2002Date of Patent: August 17, 2004Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Publication number: 20040150069Abstract: An integrated circuit with a pressure resistant current carrying structure having electrically conductive layers for carrying current. A first electrically nonconductive material at least partially surrounds the electrically conductive layers, and provides electrical insulation between the electrically conductive layers. The first electrically nonconductive material has a first degree of fragility and a first dielectric constant. A second electrically nonconductive material is disposed in a pattern within the first electrically nonconductive material and between the electrically conductive layers, and provides structural support for the first electrically nonconductive material between the electrically conductive layers. The second electrically nonconductive material has a second degree of fragility that is less than the first degree of fragility and a second dielectric constant that is greater than the first dielectric constant.Type: ApplicationFiled: February 3, 2003Publication date: August 5, 2004Inventors: Qwai H. Low, Chok J. Chia, Ramaswamy Ranganathan, Tauman T. Lau
-
Publication number: 20040150070Abstract: In a provided semiconductor device, a plurality of seal rings each made of a conductive material is formed along a periphery of the semiconductor chip and as to surround the circuit formation portion, the seal rings being connected with the semiconductor substrate and being buried in the plurality of wiring insulating films in such a manner as to extend over the wiring insulating films, and one or more slit-like notches are formed at specified positions in the plurality of seal rings in such a manner that the respective slit-like notches in two seal rings being adjacent to each other are not aligned.Type: ApplicationFiled: August 28, 2003Publication date: August 5, 2004Applicant: NEC Electronics CorporationInventors: Norio Okada, Hirokazu Aizawa, Hiroyasu Minda
-
Publication number: 20040140519Abstract: In a semiconductor integrated circuit device including a plurality of semiconductor devices formed on a substrate, the principal plane of the substrate is partitioned into a plurality of device regions and into a plurality of routing regions each crossing a boundary between the plural device regions. A device group including one or more semiconductor devices among the plural semiconductor devices and a local interconnect for connecting the semiconductor devices included in the device group are disposed within the plural device regions. A global routing for connecting the device groups to each other is disposed within each of the plural routing regions.Type: ApplicationFiled: January 6, 2004Publication date: July 22, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Hiroshi Takenaka
-
Patent number: 6765279Abstract: General purpose methods for the fabrication of integrated circuits from flexible membranes formed of very thin low stress dielectric materials, such as silicon dioxide or silicon nitride, and semiconductor layers. Semiconductor devices are formed in a semiconductor layer of the membrane. The semiconductor membrane layer is initially formed from a substrate of standard thickness, and all but a thin surface layer of the substrate is then etched or polished away. In another version, the flexible membrane is used as a support and electrical interconnect for conventional die bonded thereto. Multiple die can be connected to the membrane, which is then packaged as a multi-chip module. Other applications are based on membrane processing for bipolar and MOSFET transistor fabrication, low impedance conductor interconnecting fabrication, flat panel displays, maskless (direct write) lithography, and 3D IC fabrication.Type: GrantFiled: February 5, 2001Date of Patent: July 20, 2004Assignee: Elm Technology CorporationInventor: Glenn Joseph Leedy
-
Patent number: 6762499Abstract: A semiconductor integrated device includes a first insulating film 407 formed on any one of a conductive layer 406 and an interlayer insulating film 405, a first layer pad 408 which is in a two-layer pad and which is formed on the first insulating film 407, a third insulating film 413 deposited on both of the first insulating film 407 and the first layer pad 408 of the two-layer pad, a conductive plug 411 which is arranged to connect upper and lower pads of the two-layer pad and which is formed in the third insulating film 413, a second layer pad 401 which is in the two-layer pad and which is formed on the third insulating film 413, a second insulating film 409 which is formed on any one of the conductive layer 406 and the interlayer insulating film 405 and which has a film thickness greater than that of the first insulating film 407, and a single-layer pad 421 formed on the second insulating film 409.Type: GrantFiled: July 21, 2003Date of Patent: July 13, 2004Assignee: NEC Electronics CorporationInventor: Masao Nakadaira
-
Patent number: 6759719Abstract: A silicon semiconductor die comprises a heavily doped silicon substrate and an upper layer comprising doped silicon of a first conduction type disposed on the substrate. The upper layer comprises a well region of a second, opposite conduction type adjacent an edge termination zone that comprises a layer of a material having a higher critical electric field than silicon. Both the well region and adjacent edge termination zone are disposed at an upper surface of the upper layer, and an oxide layer overlies the upper layer and the edge termination zone. A process for forming a silicon die having improved edge termination. The process comprises forming an upper layer comprising doped silicon of a first conduction type on a heavily doped silicon substrate, and forming an edge termination zone that comprises a layer of a material having a higher critical electric field than silicon at an upper surface of the upper layer.Type: GrantFiled: December 20, 2002Date of Patent: July 6, 2004Assignee: Intersil CorporationInventors: Jun Zeng, Gary Mark Dolry, Praveen MurAleedharan
-
Publication number: 20040124493Abstract: Upper, inner and lower sections (182, 180 and 184) of a PCB (100) are formed with each section having a substrate (140, 150 and 160) having patterned layers of metallization (105 and 110, 115 and 120, and 125 and 130), respectively Some of the patterned layers of metallization (110, 115, 120, and 125) have thicker portions(171, 173) and part (188) of portion(186), and thinner portions(172, 174, 187, 190, 191, 192 and 193). The resultant thinner portion(175 and 194)in the prepreg layers (145 and 155) with the respective thicker portions of metallization provide decoupling capacitors, while the resultant thicker portions (196 and 198), for example, provide a lower capacitance for improved trace impedance for the signal traces (191 and 192).Type: ApplicationFiled: October 20, 2003Publication date: July 1, 2004Inventor: Ah Lim Chua
-
Patent number: 6756652Abstract: In a dummy word line region, a second metal interconnection line is arranged, and a connection between a low-resistive metal interconnection line constituting a word line arranged in a normal word line region and a lower gate electrode line is shifted. In a bit line twisting region, a memory cell gate electrode line is arranged to interconnect the gates of access transistors of memory cells, and a twisted bit line structure is implemented utilizing an upper metal interconnection line. A memory cell array region can more efficiently be used.Type: GrantFiled: June 6, 2003Date of Patent: June 29, 2004Assignee: Renesas Technology Corp.Inventors: Kenji Yano, Teruhiko Amano
-
Publication number: 20040119134Abstract: Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps.Type: ApplicationFiled: December 20, 2002Publication date: June 24, 2004Inventors: Cindy K. Goldberg, Stanley Michael Filipiak, John C. Flake, Yeong-Jyh T. Lii, Bradley P. Smith, Yuri E. Solomentsev, Terry G. Sparks, Kirk J. Strozewski, Kathleen C. Yu
-
Patent number: 6753588Abstract: A semiconductor rectifier includes an intermediate semiconductor region (29) extending between anode (9) and cathode (7) contacts. A trenched gate (19) with insulated sidewalls (15) and base (17) can deplete the intermediate region. However, a shield region (23) acts to shield the intermediate region (29) from the gate (19) to allow current to flow in dependence on the polarity of the voltage applied between anode and cathode contacts (9, 7).Type: GrantFiled: July 31, 2002Date of Patent: June 22, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Eddie Huang, Steven T. Peake
-
Patent number: 6750496Abstract: When a through hole 17 is transferred on a pair of contact holes 10 putting a data line DL therebetween, even if a pair of through holes 17 putting the data line DL therebetween are deviated, the pair of through holes are connected to the contact hole 10b and not connected to the data line DL. By this manner, a mask pattern formed by a photomask is use so as to be deviated and disposed in a direction separately from the data line DL at a design stage. This results in improvement of an alignment tolerance of the pattern.Type: GrantFiled: May 10, 2002Date of Patent: June 15, 2004Assignee: Renesas Technology Corp.Inventors: Katsuya Hayano, Akira Imai, Norio Hasegawa
-
Patent number: 6750516Abstract: Systems for electrically isolating portions of wafers are provided. A representative system includes a first wafer and a first conductor formed at least partially through the first wafer. A first conductor insulating layer is formed at least partially through the first wafer. The first conductor insulating layer engages the first conductor and is disposed between the first conductor and material of the first wafer. A first outer insulating layer also is provided that is formed at least partially through the first wafer. The first outer insulating layer is spaced from the first conductor insulating layer. Both the first conductor insulating layer and the first outer insulating layer are formed of dielectric material. Methods also are provided.Type: GrantFiled: October 18, 2001Date of Patent: June 15, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventor: Peter George Hartwell
-
Publication number: 20040107569Abstract: Apparatus and methods are provided for a rigid metal core carrier substrate. The metal core increases the modulus of elasticity of the carrier substrate to greater than 20 GPa to better resist bending loads and stresses encountered during assembly, testing and consumer handling. The carrier substrate negates the need to provide external stiffening members resulting in a microelectronic package of reduced size and complexity. The coefficient of thermal expansion of the carrier substrate can be adapted to more closely match that of the microelectronic die, providing a device more resistant to thermally-induced stresses. In one embodiment of the method in accordance with the invention, a metal sheet having a thickness in the range including 200-500 &mgr;m and a flexural modulus of elasticity of at least 20 GPa is laminated on both sides with dielectric and conductive materials using standard processing technologies to create a carrier substrate.Type: ApplicationFiled: December 5, 2002Publication date: June 10, 2004Inventors: John Guzek, Hamid Azimi, Dustin Wood
-
Publication number: 20040089913Abstract: In a dummy word line region, a second metal interconnection line is arranged, and a connection between a low-resistive metal interconnection line constituting a word line arranged in a normal word line region and a lower gate electrode line is shifted. In a bit line twisting region, a memory cell gate electrode line is arranged to interconnect the gates of access transistors of memory cells, and a twisted bit line structure is implemented utilizing an upper metal interconnection line. A memory cell array region can more efficiently be used.Type: ApplicationFiled: June 6, 2003Publication date: May 13, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Kenji Yano, Teruhiko Amano
-
Patent number: 6730971Abstract: A semiconductor device comprises a device isolation layer disposed in a portion of a substrate of first conductivity type. An outline of the device isolation layer defines an active region of the substrate. An impurity diffused region of second conductivity type may be formed in a portion of the active region; and a silicide layer may be formed to cover the impurity diffused region of second conductivity type. The device isolation layer may include a recess formed therein to expose a portion of the substrate of first conductivity type adjacent to the impurity diffused region of second conductivity type. The silicide layer that is formed to cover the impurity diffused layer of second conductivity type may extend over and against the exposed region of the substrate of first conductivity type that was exposed by the recess of the device isolation layer.Type: GrantFiled: November 6, 2002Date of Patent: May 4, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Ha Hwang, Young-Ok Kim, Cha-Dong Yeo
-
Patent number: 6727552Abstract: According to a semiconductor device of the present invention, a field oxide film is formed so as to cover the main surface of an SOI layer and to reach the main surface of a buried oxide film. As a result, a pMOS active region of the SOI and an nMOS active region of the SOI can be electrically isolated completely. Therefore, latchup can be prevented completely. As a result, it is possible to provide a semiconductor device using an SOI substrate which can implement high integration by eliminating reduction of the breakdown voltage between source and drain, which was a problem of a conventional SOI field effect transistor, as well as by efficiently disposing a body contact region, which hampers high integration, and a method of manufacturing the same.Type: GrantFiled: February 5, 2002Date of Patent: April 27, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasuo Inoue, Tadashi Nishimura, Yasuo Yamaguchi, Toshiaki Iwamatsu
-
Patent number: 6720638Abstract: The invention includes a semiconductor construction. The construction includes a semiconductive material having a surface and an opening extending through the surface. An electrically insulative liner is along a periphery of the opening. A mass comprising one or more of silicon, germanium, metal, metal silicide and dopant is within a bottom portion of the opening, and only partially fills the opening. The mass has a top surface. An electrically insulative material is within the opening and over the top surface of the mass. The top surface of the mass is at least about 200 Angstroms beneath the surface of the semiconductive material. The invention also includes methods of forming semiconductor constructions.Type: GrantFiled: January 30, 2003Date of Patent: April 13, 2004Assignee: Micron Technology, Inc.Inventor: Luan C. Tran
-
Patent number: 6717191Abstract: A typical air bridge is an aluminum conductor suspended across an air-filled cavity to connect two components of an integrated circuit, two transistors for example. The air-filled cavity has a low dielectric constant which reduces cross-talk between neighboring conductors and improves speed and efficiency of the integrated circuit. However, current air bridges must be kept short because typical aluminum conductors sag too much. Accordingly, one embodiment of the invention forms air-bridge conductors from an aluminum-beryllium alloy, which enhances stiffness and ultimately provides a 40-percent improvement in air-bridge lengths.Type: GrantFiled: January 21, 2003Date of Patent: April 6, 2004Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Publication number: 20040058277Abstract: In an embodiment, a trench is formed above a via from a photo resist (PR) trench pattern in a dielectric layer. The trench is defined by two sidewall portions and base portions. The base portions of the sidewalls are locally treated by a post treatment using the PR trench pattern as mask to enhance mechanical strength of portions of the dielectric layer underneath the base portions. Seed and barrier layers are deposited on the trench and the via. The trench and via are filled with a metal layer. In another embodiment, a trench is formed from a PR trench pattern in a dielectric layer. A pillar PR is deposited and etched to define a pillar opening having a pillar surface. The pillar opening is locally treated on the pillar surface by a post treatment to enhance mechanical strength of portion of the dielectric layer underneath the pillar surface.Type: ApplicationFiled: September 24, 2002Publication date: March 25, 2004Inventors: Jun He, Jihperng Leu
-
Patent number: 6710418Abstract: In accordance with an embodiment of the present invention, a semiconductor rectifier includes an insulation-filled trench formed in a semiconductor region. Strips of resistive material extend along the trench sidewalls. The strips of resistive material have a conductivity type opposite that of the semiconductor region. A conductor extends over and in contact with the semiconductor region so that the conductor and the underlying semiconductor region form a Schottky contact.Type: GrantFiled: October 11, 2002Date of Patent: March 23, 2004Assignee: Fairchild Semiconductor CorporationInventor: Steven P. Sapp