With Specified Crystal Plane Or Axis Patents (Class 257/627)
-
Publication number: 20090039473Abstract: A method of manufacturing a semiconductor device includes steps of forming a semiconductor device layer on an upper surface of a substrate including the upper surface, a lower surface and a dislocation concentrated region arranged so as to part a first side closer to the upper surface and a second side closer to the lower surface, exposing a portion where the dislocation concentrated region does not exist above on the lower surface by removing the substrate on the second side along with at least a part of the dislocation concentrated region, and forming an electrode on the portion.Type: ApplicationFiled: August 5, 2008Publication date: February 12, 2009Applicant: Sanyo Electric Co., Ltd.Inventors: Yasuto Miyake, Ryoji Hiroyama, Masayuki Hata
-
Publication number: 20090008749Abstract: A device made of single-crystal silicon having a first side, a second side which is situated opposite to the first side, and a third side which extends from the first side to the second side, the first side and the second side each extending in a 100 plane of the single-crystal silicon, the third side extending in a first area in a 111 plane of the single-crystal silicon. The third side extends in a second area in a 110 plane of the single-crystal silicon. Furthermore, a production method for producing a device made of single-crystal silicon is described.Type: ApplicationFiled: June 27, 2008Publication date: January 8, 2009Inventors: Arnd Kaelberer, Helmut Baumann, Roland Scheuerer, Heribert Weber
-
Patent number: 7473985Abstract: A semiconductor structure with an insulating layer on a silicon substrate, a plurality of electrically-isolated silicon-on-insulator (SOI) regions separated from the substrate by the insulating layer, and a plurality of electrically-isolated silicon bulk regions extending through the insulating layer to the substrate. Each of one number of the SOI regions is oriented with a first crystal orientation and each of another number of the SOI regions is oriented with a second crystal orientation that differs from the first crystal orientation. The bulk silicon regions are each oriented with a third crystal orientation. Damascene or imprinting methods of forming the SOI regions and bulk silicon regions are also provided.Type: GrantFiled: June 16, 2005Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7473946Abstract: A complementary metal oxide semiconductor (CMOS) structure includes a semiconductor substrate having first mesa having a first ratio of channel effective horizontal surface area to channel effective vertical surface area. The CMOS structure also includes a second mesa having a second ratio of the same surface areas that is greater than the first ratio. A first device having a first polarity uses the first mesa as a channel and benefits from the enhanced vertical crystallographic orientation. A second device having a second polarity different from the first polarity uses the second mesa as a channel and benefits from the enhanced horizontal crystallographic orientation.Type: GrantFiled: February 22, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Publication number: 20090001523Abstract: In some embodiments, a method of processing a film is provided, the method comprising defining a plurality of spaced-apart regions to be pre-crystallized within the film, the film being disposed on a substrate and capable of laser-induced melting; generating a laser beam having a fluence that is selected to form a mixture of solid and liquid in the film and where a fraction of the film is molten throughout its thickness in an irradiated region; positioning the film relative to the laser beam in preparation for at least partially pre-crystallizing a first region of said plurality of spaced-apart regions; directing the laser beam onto a moving at least partially reflective optical element in the path of the laser beam, the moving optical element redirecting the beam so as to scan a first portion of the first region with the beam in a first direction at a first velocity, wherein the first velocity is selected such that the beam irradiates and forms the mixture of solid and liquid in the first portion of the firsType: ApplicationFiled: December 5, 2006Publication date: January 1, 2009Inventor: James S. Im
-
Patent number: 7470973Abstract: In each of a p-channel MOS transistor and an n-channel MOS transistor, a channel direction is set in the <100> direction and a first stressor film accumulating therein a tensile stress is formed in a STI device isolation structure. Further, a second stressor film accumulating therein a tensile stress is formed on a silicon substrate so as to cover the device isolation structure.Type: GrantFiled: April 27, 2006Date of Patent: December 30, 2008Assignee: Fujitsu LimitedInventor: Yoshihiro Takao
-
Publication number: 20080315370Abstract: Methods for forming {110} type facets on a (001) oriented substrate of Group III-V compounds and Group IV semiconductors using selective epitaxial growth is provided. The methods include forming a dielectric film on a (100) substrate. The dielectric film can then be patterned to expose a portion of the substrate and to form a substrate-dielectric film boundary substantially parallel to a <110> direction. A {110} type sidewall facet can then be formed by epitaxially growing a semiconductor layer on the exposed portion of the substrate and the dielectric film.Type: ApplicationFiled: August 28, 2008Publication date: December 25, 2008Inventors: Seung-Chang Lee, Steven R. J. Brueck
-
Patent number: 7465962Abstract: A semiconductor light emitting device in the present invention is formed by laminating an epitaxial layer 30 including an AlGaInP active layer and a second wafer 23 which transmits light derived from the active layer. The crystal axes of the epitaxial layer 30 and the second wafer 23 are generally aligned with each other and are in the range of ?15° to +15° with respect to a lateral face {100} of the second wafer 23. This semiconductor light emitting device, which is a joining type with high external emission efficiency, allows uniform wafer bonding to be achieved over the entire wafer face with ease and with a high yield without causing bonding failure and wafer cracks.Type: GrantFiled: June 30, 2006Date of Patent: December 16, 2008Assignee: Sharp Kabushiki KaishaInventors: Eiji Kametani, Yukari Inoguchi, Nobuyuki Watanabe, Tetsuroh Murakami
-
Patent number: 7462904Abstract: A non-volatile memory device includes an upwardly protruding fin disposed on a substrate and a control gate electrode crossing the fin. A floating gate is interposed between the control gate electrode and the fin and includes a first storage gate and a second storage gate. The first storage gate is disposed on a sidewall of the fin, and the second storage gate is disposed on a top surface of the fin and is connected to the first storage gate. A first insulation layer is interposed between the first storage gate and the sidewall of the fin, and a second insulation layer is interposed between the second storage gate and the top surface of the fin. The second insulation layer is thinner than the first insulation layer. A blocking insulation pattern is interposed between the control gate electrode and the floating gate.Type: GrantFiled: October 7, 2005Date of Patent: December 9, 2008Assignee: Samsung Electronics, Co., Ltd.Inventors: Seong-Gyun Kim, Ji-Hoon Park, Sang-Woo Kang, Sung-Woo Park
-
Patent number: 7459720Abstract: The present invention provides a single crystal wafer, wherein the main surface has a plane or a plane equivalent to a plane tilting with respect to a [100] axis of single crystal by angles of ? (0°<?<90°) for the [011] direction, ? (0°<?<90°) for the [01-1] direction and ? (0°??<45°) for the [10-1] or [101] direction. Thus, a single crystal wafer that can sufficiently bear device production processes even with a small wafer thickness is provided and thereby loss of single crystal raw material is reduced. Further, by using such a wafer, MIS type semiconductor devices and solar cells are provided at a low cost.Type: GrantFiled: July 6, 2001Date of Patent: December 2, 2008Assignee: Shin-Etsu Handotai Co., Ltd.Inventors: Tadahiro Ohmi, Shigetoshi Sugawa, Tatsuo Ito, Koichi Kanaya
-
Publication number: 20080290414Abstract: A semiconductor device comprising a first transistor device and second transistor device both on a semiconductor substrate. The first transistor device has a first n-channel and a first p-channel and the second transistor device has a second n-channel and a second p-channel. Each of the p-channels and the n-channels have a long lateral axis that is aligned with a orientation plane of a silicon layer of the semiconductor substrate. The second p-channel and the first and second n-channels include the silicon layer configured as strained silicon. The first p-channel includes the silicon layer configured as relaxed silicon. Each of the n-channels contact gate structures that impart a tensile stress in the n-channels.Type: ApplicationFiled: May 24, 2007Publication date: November 27, 2008Applicant: Texas Instruments IncorporatedInventors: Weize Xiong, Cloves Rinn Cleavelin
-
Patent number: 7456450Abstract: The present invention relates to a semiconductor substrate comprising at least first and second device regions, wherein the first device region comprises a first recess having interior surfaces oriented along a first set of equivalent crystal planes, and wherein the second device region comprises a second recess having interior surfaces oriented along a second, different set of equivalent crystal planes. A semiconductor device structure can be formed using such a semiconductor substrate. Specifically, at least one n-channel field effect transistor (n-FET) can be formed at the first device region, which comprises a channel that extends along the interior surfaces of the first recess. At least one p-channel field effect transistor (p-FET) can be formed at the second device region, which comprises a channel that extends along the interior surfaces of the second recess.Type: GrantFiled: February 9, 2006Date of Patent: November 25, 2008Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Xiangdong Chen, James J. Toomey, Haining S. Yang
-
Patent number: 7456040Abstract: The present invention is to provide a method for manufacturing a semiconductor optical device, in which the unevenness of the burying of the mesa structure may be reduced. The process is configured to form a mask extending along [011] direction on the cap layer, to form a mesa structure by etching the upper cladding layer made of InP, the active region, and the lower cladding layer, to form a surfaces with the (01-1) and the (0-11) planes on both sides of the mesa structure, respectively, by causing the mass transportation, and finally to form the blocking layer by using the mask formed in advance. A semiconductor region with the second conduction type, which is the same with that of the upper cladding layer and is different from that of the lower cladding layer, is grown on the upper cladding layer after removing the mask and the cap layer.Type: GrantFiled: December 11, 2006Date of Patent: November 25, 2008Assignee: Sumitomo Electric Industries, Ltd.Inventors: Kouichiro Yamazaki, Kenji Hiratsuka
-
Patent number: 7449767Abstract: The present disclosure relates, generally, to a semiconductor substrate with a planarized surface comprising mixed single-crystal orientation regions and/or mixed single-crystal semiconductor material regions, where each region is electrically isolated. In accordance with one embodiment of the disclosure CMOS devices on SOI regions are manufactured on semiconductors having different orientations. According to another embodiment, an SOI device is contemplated as having a plurality of semiconductor regions having at least one of a different semiconductor material, crystalline lattice constant or lattice strain. Methods and processes for fabricating the different embodiments of the invention is also disclosed.Type: GrantFiled: September 19, 2006Date of Patent: November 11, 2008Assignee: International Business Machines CorporationInventors: Guy M. Cohen, Alexander Reznicek, Katherine L. Saenger, Min Yang
-
Patent number: 7446361Abstract: A capacitor includes a pair of electrodes and a ferroelectric film sandwiched between the electrodes. The electrodes are provided perpendicular to the direction of the polarization axis of the ferroelectric film.Type: GrantFiled: May 4, 2005Date of Patent: November 4, 2008Assignee: Fujitsu LimitedInventor: Kenji Maruyama
-
Publication number: 20080265379Abstract: A microelectronic assembly in which a semiconductor device structure is directionally positioned on an off-axis substrate (201). In an illustrative implementation, a laser diode is oriented on a GaN substrate (201) wherein the GaN substrate includes a GaN (0001) surface off-cut from the <0001> direction predominantly towards either the <1120> or the <11 00> family of directions. For a <11 20> off-cut substrate, a laser diode cavity (207) may be oriented along the <1 100> direction parallel to lattice surface steps (202) of the substrate (201) in order to have a cleaved laser facet that is orthogonal to the surface lattice steps. For <11 00> off-cut substrate, the laser diode cavity may be oriented along the <1 100> direction orthogonal to lattice surface steps (207) of the substrate (201) in order to provide a cleave laser facet that is aligned with the surface lattice steps.Type: ApplicationFiled: June 27, 2006Publication date: October 30, 2008Applicant: CREE, INC.Inventors: George R. Brandes, Robert P. Vaudo, Xueping Xu
-
Publication number: 20080258180Abstract: A semiconductor structure and a method for fabricating the semiconductor structure include a semiconductor substrate having a cross-section hourglass shaped channel region. A stress imparting layer is located adjacent the channel region. The hourglass shape may provide for enhanced vertical tensile stress within the channel region when it is longitudinally compressive stressed by the stress imparting layer.Type: ApplicationFiled: January 9, 2006Publication date: October 23, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huajie Chen, Dureseti Chidambarrao, Judson R. Holt, Qiqing Ouyang, Siddhartha Panda
-
Patent number: 7439110Abstract: A strained HOT MOSFET fabrication method. The MOSFET fabrication method includes providing a semiconductor structure which includes (a) a first semiconductor layer having a first crystallographic orientation, (b) a buried insulating layer on top of the first semiconductor layer, (c) a second semiconductor layer on top of the buried oxide layer. The second semiconductor layer has a second crystallographic orientation different from the first crystallographic orientation. The method further includes forming a third semiconductor layer on top of the first semiconductor layer which has the first crystallographic orientation. The method further includes forming a fourth semiconductor layer on top of the third semiconductor layer. The fourth semiconductor layer (a) comprises a different material than that of the third semiconductor layer, and (b) has the first crystallographic orientation.Type: GrantFiled: May 19, 2006Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Woo-Hyeong Lee, Huilong Zhu
-
Patent number: 7432570Abstract: A semiconductor device includes a substrate, a p-channel MIS transistor formed on an n-type well on the substrate, having a first gate dielectric and a first gate electrode formed thereon and formed of a Ta—C alloy wherein a crystal orientation ratio of a TaC (111) face in a film thickness direction [TaC (111) face/{TaC (111) face+TaC (200) face}] is 80% or more, and an n-channel MIS transistor formed on a p-type well on the substrate, having a second gate dielectric and a second gate electrode formed thereon and formed of a Ta—C alloy wherein a crystal orientation ratio of a TaC (111) face in a film thickness direction [TaC (111) face/{TaC (111) face+TaC (200) face}] is 60% or less.Type: GrantFiled: December 7, 2006Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Masato Koyama, Reika Ichihara, Yoshinori Tsuchiya, Yuuichi Kamimuta, Akira Nishiyama
-
Semiconductor device, semiconductor display device, and manufacturing method of semiconductor device
Publication number: 20080224274Abstract: To achieve high performance of a semiconductor integrated circuit depending on not only a microfabrication technique but also another way. In addition, to achieve low power consumption of a semiconductor integrated circuit. A semiconductor device is provided in which crystal faces and/or crystal axes of single-crystalline semiconductor layers of a first conductive MISFET and a second conductive MISFET are different. The crystal faces and/or crystal axes are arranged so that mobility of carriers flowing in channel length directions in the respective MISFETs is increased. Such a structure can increase mobility of carriers flowing through channels of the MISFETs and high speed operation of a semiconductor integrated circuit can be achieved. Further, low voltage driving becomes possible, and low power consumption can be realized.Type: ApplicationFiled: March 12, 2008Publication date: September 18, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hidekazu Miyairi -
Patent number: 7423303Abstract: The present invention provides a strained Si directly on insulator (SSDOI) substrate having multiple crystallographic orientations and a method of forming thereof. Broadly, but in specific terms, the inventive SSDOI substrate includes a substrate; an insulating layer atop the substrate; and a semiconducting layer positioned atop and in direct contact with the insulating layer, the semiconducting layer comprising a first strained Si region and a second strained Si region; wherein the first strained Si region has a crystallographic orientation different from the second strained Si region and the first strained Si region has a crystallographic orientation the same or different from the second strained Si region. The strained level of the first strained Si region is different from that of the second strained Si region.Type: GrantFiled: July 30, 2007Date of Patent: September 9, 2008Assignee: International Business Machines CorporationInventors: Huilong Zhu, Bruce B. Doris, Huajie Chen, Patricia M. Mooney, Stephen W. Bedell
-
Patent number: 7420261Abstract: The invention relates to a substrate for epitaxy, especially for preparation of nitride semiconductor layers. Invention covers a bulk nitride mono-crystal characterized in that it is a mono-crystal of gallium nitride and its cross-section in a plane perpendicular to c-axis of hexagonal lattice of gallium nitride has a surface area greater than 100 mm2, it is more than 1,0 ?m thick and its C-plane surface dislocation density is less than 106/cm2, while its volume is sufficient to produce at least one further-processable non-polar A-plane or M-plane plate having a surface area at least 100 mm2. More generally, the present invention covers a bulk nitride mono-crystal which is characterized in that it is a mono-crystal of gallium-containing nitride and its cross-section in a plane perpendicular to c-axis of hexagonal lattice of gallium-containing nitride has a surface area greater than 100 mm2, it is more 1,0-?m thick and its surface dislocation density is less than 106/cm2.Type: GrantFiled: October 30, 2006Date of Patent: September 2, 2008Assignees: AMMONO Sp. z o.o., Nichia CorporationInventors: Robert Dwiliński, Roman Doradziński, Jerzy Garczynski, Leszek P. Sierzputowski, Yasuo Kanbara
-
Patent number: 7414313Abstract: The present invention relates to a donor laminate for transfer of a conductive layer comprising at least one electronically conductive polymer on to a receiver, wherein the receiver is a component of a device. The present invention also relates to methods pertinent to such transfers.Type: GrantFiled: December 22, 2004Date of Patent: August 19, 2008Assignee: Eastman Kodak CompanyInventors: Debasis Majumdar, Glen C. Irvin, Jr., Charles C. Anderson, Gary S. Freedman, Robert J. Kress
-
Publication number: 20080191320Abstract: A semiconductor structure. The semiconductor structure includes a semiconductor substrate, a trench in the semiconductor substrate. The trench comprises a side wall which includes {100} side wall surfaces and {110} side wall surfaces. The semiconductor structure further includes a blocking layer on the {100} side wall surfaces and the {110} side wall surfaces. The method further comprises the steps of removing portions of the blocking layer on the {110} side wall surfaces without removing portions of the blocking layer on the {100} side wall surfaces such that the {110} side wall surfaces are exposed to a surrounding ambient.Type: ApplicationFiled: April 15, 2008Publication date: August 14, 2008Inventors: Kangguo Cheng, Ramachandra Divakaruni
-
Patent number: 7411273Abstract: In an independent GaN film manufactured by creating a GaN layer on a base heterosubstrate using vapor-phase deposition and then removing the base substrate, owing to layer-base discrepancy in thermal expansion coefficient and lattice constant, bow will be a large ±40 ?m to ±100 ?m. Since with that bow device fabrication by photolithography is challenging, reducing the bow to +30 ?m to ?20 ?m is the goal. The surface deflected concavely is ground to impart to it a damaged layer that has a stretching effect, making the surface become convex. The damaged layer on the surface having become convex is removed by etching, which curtails the bow. Alternatively, the convex surface on the side opposite the surface having become convex is ground to generate a damaged layer. With the concave surface having become convex due to the damaged layer, suitably etching off the damaged layer curtails the bow.Type: GrantFiled: May 7, 2007Date of Patent: August 12, 2008Assignee: Sumitomo Electric Industries, Ltd.Inventor: Naoki Matsumoto
-
Patent number: 7411274Abstract: The present invention has been made in order to manufacture a silicon semiconductor substrate used for a semiconductor integrated circuit device, higher in carrier mobility, especially in electron mobility, which is a carrier of an n-type FET, on a {100} plane as a main surface, and provides a silicon semiconductor substrate and a method for manufacturing the same, wherein the conventional RCA cleaning is employed without the use of special cleaning and the surface of the substrate is planarized at an atomic level to thereby decrease the surface roughness thereof without the use of the radical oxidation. The present invention provides a silicon semiconductor substrate comprising: a {110} plane or a plane inclined from a {110} plane as a main surface of the substrate; and steps arranged at an atomic level along a <110> orientation on the main surface.Type: GrantFiled: January 29, 2004Date of Patent: August 12, 2008Assignees: Shin-Etsu Handotai Co., Ltd.Inventors: Hideki Yamanaka, Kiyoshi Demizu, Tadahiro Ohmi, Akinobu Teramoto, Shigetoshi Sugawa
-
Patent number: 7405436Abstract: A semiconductor structure having improved carrier mobility is provided. The semiconductor structures includes a hybrid oriented semiconductor substrate having at least two planar surfaces of different crystallographic orientation, and at least one CMOS device located on each of the planar surfaces of different crystallographic orientation, wherein each CMOS device has a stressed channel. The present invention also provides methods of fabricating the same. In general terms, the inventive method includes providing a hybrid oriented substrate having at least two planar surfaces of different crystallographic orientation, and forming at least one CMOS device on each of the planar surfaces of different crystallographic orientation, wherein each CMOS device has a stressed channel.Type: GrantFiled: January 5, 2005Date of Patent: July 29, 2008Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Judson R. Holt, Meikei Ieong, Oiging C. Ouyang, Siddhartha Panda
-
Publication number: 20080175290Abstract: A method for fabricating a semiconductor device includes dividing an off substrate so that a first edge face, the off substrate having an operation layer on a main surface of the off substrate, and cutting the off substrate to form a second edge face crossing the first edge face so that an entire surface of the second edge face is closer to a direction vertical to the main surface of the off substrate than a surface cleaved along with the second edge face.Type: ApplicationFiled: January 18, 2008Publication date: July 24, 2008Applicant: EUDYNA DEVICES INC.Inventors: Hirotada Satoyoshi, Satoshi Kajiyama, Syu Goto, Hiroyuki Sumitomo, Shigekazu Izumi
-
Patent number: 7400030Abstract: In the present invention, there is provided semiconductor devices such as a Schottky UV photodetector fabricated on n-type ZnO and MgxZn1-xO epitaxial films. The ZnO and MgxZn1-xO films are grown on R-plane sapphire substrates and the Schottky diodes are fabricated on the ZnO and MgxZn1-xO films using silver and aluminum as Schottky and ohmic contact metals, respectively. The Schottky diodes have circular patterns, where the inner circle is the Schottky contact, and the outside ring is the ohmic contact. Ag Schottky contact patterns are fabricated using standard liftoff techniques, while the Al ohmic contact patterns are formed using wet chemical etching. These detectors show low frequency photoresponsivity, high speed photoresponse, lower leakage current and low noise performance as compared to their photoconductive counterparts. This invention is also applicable to optical modulators, Metal Semiconductor Field Effect Transistors (MESFETs) and more.Type: GrantFiled: January 25, 2005Date of Patent: July 15, 2008Assignee: Rutgers, the State University of New JerseyInventors: Yicheng Lu, Haifeng Sheng, Sriram Muthukumar, Nuri William Emanetoglu, Jian Zhong, Shaohua Liang
-
Publication number: 20080164572Abstract: A semiconductor substrate whose surface roughness is reduced by optimizing an inclination (off angle) with respect to a {110} surface of the semiconductor substrate surface and a manufacturing method thereof are provided. The surface of the semiconductor substrate has the inclination (off angle) of 0 degree or more and 0.12 degrees or less, or 5 degrees or more and 11 degrees or less, preferably 6 degrees or more and 9 degrees or less with respect to the {110} surface. The manufacturing method of a semiconductor substrate has a process in which a semiconductor single crystal ingot is sliced at an inclination (off angle) of 5 degrees or more and 11 degrees or less, preferably 6 degrees or more and 9 degrees or less with respect to the {110} surface.Type: ApplicationFiled: December 19, 2007Publication date: July 10, 2008Applicant: Covalent Materials CorporationInventors: Eiji Toyoda, Takeshi Senda, Akiko Narita, Hiromichi Isogai, Koji Izunome
-
Publication number: 20080164577Abstract: An array of submicron silicon (Si) tubes is provided with a method for patterning submicron Si tubes. The method provides a Si substrate, and forms a silicon dioxide film overlying the Si substrate. An array of silicon dioxide rods is formed from the silicon dioxide film, and Si3N4 tubes are formed surrounding the silicon dioxide rods. The silicon dioxide rods are etched away. Then, exposed regions of the Si substrate are etched, forming Si tubes underlying the Si3N4 tubes. Finally, the Si3N4 tubes are removed.Type: ApplicationFiled: January 4, 2007Publication date: July 10, 2008Inventors: Tingkai Li, Jong-Jan Lee, Jer-Shen Maa, Sheng Teng Hsu
-
Patent number: 7396407Abstract: The present invention discloses the use of edge-angle-optimized solid phase epitaxy for forming hybrid orientation substrates comprising changed-orientation Si device regions free of the trench-edge defects typically seen when trench-isolated regions of Si are recrystallized to the orientation of an underlying single-crystal Si template after an amorphization step. For the case of amorphized Si regions recrystallizing to (100) surface orientation, the trench-edge-defect-free recrystallization of edge-angle-optimized solid phase epitaxy may be achieved in rectilinear Si device regions whose edges align with the (100) crystal's in-plane <100> directions.Type: GrantFiled: April 18, 2006Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventors: Katherine L. Saenger, Chun-yung Sung, Haizhou Yin
-
Patent number: 7388278Abstract: The present invention provides a semiconductor structure that includes a high performance field effect transistor (FET) on a semiconductor-on-insulator (SOI) in which the insulator thereof is a stress-inducing material of a preselected geometry. Such a structure achieves performance enhancement from uniaxial stress, and the stress in the channel is not dependent on the layout design of the local contacts. In broad terms, the present invention relates to a semiconductor structure that comprises an upper semiconductor layer and a bottom semiconductor layer, wherein said upper semiconductor layer is separated from said bottom semiconductor layer in at least one region by a stress-inducing insulator having a preselected geometric shape, said stress-inducing insulator exerting a strain on the upper semiconductor layer.Type: GrantFiled: March 24, 2005Date of Patent: June 17, 2008Assignee: International Business Machines CorporationInventors: Judson R. Holt, Oiging C. Ouyang
-
Patent number: 7385258Abstract: A semiconductor structure and a method for forming the same. The semiconductor structure includes (a) a semiconductor layer, (b) a gate dielectric region, and (c) a gate electrode region. The gate electrode region is electrically insulated from the semiconductor layer. The semiconductor layer comprises a channel region, a first and a second source/drain regions. The channel region is disposed between the first and second source/drain regions and directly beneath and electrically insulated from the gate electrode region. The semiconductor structure further includes (d) a first and a second electrically conducting regions, and (e) a first and a second contact regions. The first electrically conducting region and the first source/drain region are in direct physical contact with each other at a first and a second common surfaces. The first and second common surfaces are not coplanar. The first contact region overlaps both the first and second common surfaces.Type: GrantFiled: April 25, 2006Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: Huilong Zhu, Haining Yang, Zhijiong Luo
-
Publication number: 20080128866Abstract: A method of forming a hybrid SOI substrate comprising an upper Si-containing layer and a lower Si-containing layer, wherein the upper Si-containing layer and the lower Si-containing layer have different crystallographic orientations. In accordance with the present invention, the buried insulating region may be located within one of the Si-containing layers or through an interface located between the two Si-containing layers.Type: ApplicationFiled: October 18, 2006Publication date: June 5, 2008Applicant: International Business Machines CorporationInventors: Meikei Ieong, Devendra K. Sadana, Ghavam Shahidi
-
Patent number: 7382029Abstract: A method for implementing a desired offset in device characteristics of an integrated circuit includes forming a first device of a first conductivity type on a first portion of a substrate having a first crystal lattice orientation, and forming a second device of the first conductivity type on a second portion of the substrate having a second crystal lattice orientation. The carrier mobility of the first device formed on the first crystal lattice orientation is greater than the carrier mobility of the second device formed on the second crystal lattice orientation.Type: GrantFiled: July 29, 2005Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: John J. Pekarik, Xudong Wang
-
Publication number: 20080111214Abstract: A method for fabricating a hybrid orientation substrate provides for: (1) a horizontal epitaxial augmentation of a masked surface semiconductor layer that leaves exposed a portion of a base semiconductor substrate; and (2) a vertical epitaxial augmentation of the exposed portion of the base semiconductor substrate. The resulting surface semiconductor layer and epitaxial surface semiconductor layer adjoin with an interface that is not perpendicular to the base semiconductor substrate. The method also includes implanting through the surface semiconductor layer and the epitaxial surface semiconductor layer a dielectric forming ion to provide a buried dielectric layer that separates the surface semiconductor layer and the epitaxial surface semiconductor layer from the base semiconductor substrate.Type: ApplicationFiled: November 13, 2006Publication date: May 15, 2008Applicant: International Business Machines CorporationInventors: Haining S. Yang, Henry K. Utomo, Judson R. Holt
-
Publication number: 20080105955Abstract: A process and structure utilizes pulsed laser deposition technique to grow SrTiO3 (STO) films with single (110) out-of-plane orientation upon a surface of all (100), (110) and (111)-oriented silicon (Si) substrates. No designed buffer layer is needed beneath the STO thin films. The in-plane alignments for the epitaxial STO films grown directly on Si (100) are as STO [001]//Si [001] and STO [1 10]/Si [010]. The SrTiO3/Si interface is epitaxially crystallized without any amorphous oxide layer. The formation of a coincident site lattice at the interface between Si and a Sr-silicate and/or STO helps to stabilize STO in the epitaxial orientation. The invention can be applied to epitaxial template and barrier for the integration of many other functional oxide materials on silicon.Type: ApplicationFiled: March 23, 2007Publication date: May 8, 2008Inventors: Jianhua Hao, Ju Gao
-
Patent number: 7368763Abstract: A high quality silicon carbide (SiC) layer being substantially lower in threading dislocation density than a prior layer is formed on silicon (Si) substrate. A semiconductor device is fabricated in such a way that a semiconductor buffer layer containing Si in part and being higher in defect density than a Si substrate is formed on the Si substrate on the upper portion of which are formed a plurality of pairs of facets being mirror-symmetrical to the surface orientation of a semiconductor substrate, further on the top of the layer a SiC layer is sequentially formed.Type: GrantFiled: March 7, 2005Date of Patent: May 6, 2008Assignee: Hitachi, Ltd.Inventors: Makoto Miura, Katsuya Oda, Katsuyoshi Washio
-
Patent number: 7348658Abstract: An apparatus and method for a multilayer silicon over insulator (SOI) device is provided. In the multilayer SOI device, the crystal orientation of at least one active region of a device is different than the active region of at least another device. Where the multilayer SOI device has a first layer including a PMOS device with a silicon active region having a crystal orientation of [100], the second layer may be an NMOS device with a active region having a silicon layer having a crystal orientation of [110]. The second layer is bonded to the first layer. The method and apparatus can be extended to more than two layers thus forming a multilayer SOI device having a different crystal orientation at each layer. The multiple layer SOI device may form circuits of reduced surface area.Type: GrantFiled: August 30, 2004Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Mahmoud A. Mousa, Christopher S. Putnam
-
Patent number: 7339213Abstract: In a semiconductor capable of reducing NBTI and a method for manufacturing the same, a multi-gate transistor includes an active region, gate dielectric, channels in the active region, and gate electrodes, and is formed on a semiconductor wafer. The active region has a top and side surfaces, and is oriented in a first direction. The gate dielectric is formed on the top and side surfaces of the active region. The channels are formed in the top and side surfaces of the active region. The gate electrodes are formed on the gate dielectric corresponding to the channels and aligned perpendicular to the active region such that current flows in the first direction. In one aspect of the invention, an SOI layer having a second orientation indicator in a second direction is formed on a supporting substrate having a first orientation indicator in a first direction. A multi-gate transistor is formed on the SOI layer.Type: GrantFiled: December 29, 2004Date of Patent: March 4, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Shigenobu Maeda, Jeong Hwan Yang, Junga Choi
-
Patent number: 7339255Abstract: A semiconductor substrate encompasses a GaN substrate and a single-crystal layer formed of III-V nitride compound semiconductor epitaxially grown on the GaN substrate. The GaN substrate has a surface orientation defined by an absolute value of an off-angle of the surface from {0001} plane towards <1?100> direction lying in a range of 0.12 degree to 0.35 degree and by an absolute value of an off-angle of the surface from {0001} plane towards <11?20> direction lying in a range of 0.00 degree to 0.06 degree.Type: GrantFiled: July 21, 2005Date of Patent: March 4, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Tachibana, Chie Hongo, Shinya Nunoue, Masaaki Onomura
-
Patent number: 7335910Abstract: An object of the present invention is to provide a thin film transistor having a high mobility and having fewer fluctuations in the mobility or threshold voltage characteristics. A non-single-crystal semiconductor thin film having a thickness of less than 50 nm and disposed on an insulating substrate is irradiated with laser light having an inverse-peak-patterned light intensity distribution to grow crystals unidirectionally in a lateral direction. Thus, band-like crystal grains having a dimension in a crystal growth direction, which is longer than a width, are arranged adjacent to each other in a width direction to form a crystal grain array. A source region and a drain region of a TFT are formed so that a current flows in the crystal growth direction in an area including a plurality of crystal grains of this crystal grain array.Type: GrantFiled: May 12, 2006Date of Patent: February 26, 2008Assignee: Advanced LCD Technologies Development Center Co., Ltd.Inventors: Tomoya Kato, Masakiyo Matsumura, Yoshiaki Nakazaki
-
Publication number: 20080036045Abstract: A process of manufacturing a package base of a power semiconductor device includes the following steps. Firstly, a semiconductor substrate including a first surface and a second surface is provided. Then, a portion of the semiconductor substrate is patterned and removed to form a recess on the first surface of the semiconductor substrate, which serves as a receiving space for receiving a power semiconductor element therein. Then, a conducting layer is overlaid on the first surface including the receiving space. Afterward, a portion of the conducting layer is patterned and removed to form a conducting structure to be electrically connected to the power semiconductor device.Type: ApplicationFiled: August 8, 2007Publication date: February 14, 2008Applicant: SILICON BASE DEVELOPMENT INC.Inventors: Chih-Ming Chen, Ching-Chi Cheng, An-Nong Wen
-
Patent number: 7329923Abstract: An integrated semiconductor structure containing at least one device formed upon a first crystallographic surface that is optimal for that device, while another device is formed upon a second different crystallographic surface that is optimal for the other device is provided. The method of forming the integrated structure includes providing a bonded substrate including at least a first semiconductor layer of a first crystallographic orientation and a second semiconductor layer of a second different crystallographic orientation. A portion of the bonded substrate is protected to define a first device area, while another portion of the bonded substrate is unprotected. The unprotected portion of the bonded substrate is then etched to expose a surface of the second semiconductor layer and a semiconductor material is regrown on the exposed surface. Following planarization, a first semiconductor device is formed in the first device region and a second semiconductor device is formed on the regrown material.Type: GrantFiled: June 17, 2003Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Kathryn W. Guarini, Meikei Ieong, Shreesh Narasimha, Kern Rim, Jeffrey W. Sleight, Min Yang
-
Publication number: 20080023803Abstract: A method is provided for making a semiconductor device, comprising (a) providing a semiconductor stack comprising a first semiconductor layer (407) having a <110> crystallographic orientation and a second semiconductor layer (405) having a <100> crystallographic orientation; (b) defining an oxide mask (415) in the first semiconductor layer; and (c) utilizing the oxide mask to pattern the second semiconductor layer.Type: ApplicationFiled: July 31, 2006Publication date: January 31, 2008Inventors: Zhonghai Shi, Voon-Yew Thean, Ted R. White
-
Patent number: 7307282Abstract: The TFT has a channel-forming region formed of a crystalline semiconductor film obtained by heat-treating and crystallizing an amorphous semiconductor film containing silicon as a main component and germanium in an amount of not smaller than 0.1 atomic % but not larger than 10 atomic % while adding a metal element thereto, wherein not smaller than 20% of the lattice plane {101} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film, not larger than 3% of the lattice plane {001} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film, and not larger than 5% of the lattice plane {111} has an angle of not larger than 10 degrees with respect to the surface of the semiconductor film as detected by the electron backscatter diffraction pattern method.Type: GrantFiled: December 5, 2003Date of Patent: December 11, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Mitsuki, Kenji Kasahara, Taketomi Asami, Tamae Takano, Takeshi Shichi, Chiho Kokubo, Yasuyuki Arai
-
Patent number: 7298009Abstract: A semiconductor device includes a semiconductor body having semiconductor material of a first crystal orientation. A first transistor is formed in the semiconductor material of the first crystal orientation. An insulating layer overlies portions of the semiconductor body and a semiconductor layer overlies the insulating layer. The semiconductor layer has a second crystal orientation. A second transistor is formed in the semiconductor layer having the second crystal orientation. In the preferred embodiment, the semiconductor body is (100) silicon, the first transistor is an NMOS transistor, the semiconductor layer is (110) silicon and the second transistor is a PMOS transistor.Type: GrantFiled: February 1, 2005Date of Patent: November 20, 2007Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Jiang Yan, Chun-Yung Sung, Danny Pak-Chum Shum, Alois Gutmann
-
Patent number: 7285820Abstract: A flash memory device according to the present invention includes a semiconductor fin including a top surface and a side surface originated from different crystal planes. The flash memory device comprises: insulating layers having different thicknesses formed on a side surface and a top surface of the semiconductor fin, a storage electrode, a gate insulating layer and a control gate electrode sequentially formed on the insulating layers. A thin insulating layer enables charges to be injected or emitted through it, and a thick insulating layer increases a coupling ratio. Accordingly, it is possible to increase an efficiency of a programming or an erase operation of a flash memory device.Type: GrantFiled: August 31, 2005Date of Patent: October 23, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Hoon Park, Seung-Beom Yoon, Jeong-Uk Han, Seong-Gyun Kim, Sung-Taeg Kang, Bo-Young Seo, Sang-Woo Kang, Sung-Woo Park
-
Patent number: 7285799Abstract: A semiconductor light emitting device includes a planar light emitting layer with a wurtzite crystal structure having a <0001> axis roughly parallel to the plane of the layer, referred to as an in-plane light emitting layer. The in-plane light emitting layer may include, for example, a {11 20} or {10 10} InGaN light emitting layer. In some embodiments, the in-plane light emitting layer has a thickness greater than 50 ?.Type: GrantFiled: April 21, 2004Date of Patent: October 23, 2007Assignee: Philip Lumileds Lighting Company, LLCInventors: James C. Kim, Yu-Chen Shen