Including Organic Insulating Material Between Metal Levels Patents (Class 257/759)
-
Patent number: 8592990Abstract: A semiconductor device includes: a first porous layer that is formed over a substrate and includes a SiO2 skeleton; a second porous layer that is formed immediately above the first porous layer and includes a SiO2 skeleton; a via wiring that is provided in the first porous layer; and a trench wiring that is buried in the second porous layer. The first porous layer has a pore density x1 of 40% or below and the second porous layer has a pore density x2 of (x1+5) % or above.Type: GrantFiled: July 28, 2011Date of Patent: November 26, 2013Assignees: Renesas Electronics Corporation, ULVAC, Inc.Inventors: Shinichi Chikaki, Takahiro Nakayama
-
Patent number: 8592980Abstract: An interconnect structure for use in an integrated circuit is provided. The interconnect structure includes a first low-K dielectric material. The first low-K material may be modified with a first group of carbon nanotubes (CNTs) and disposed on a metal line. The first low-K material is modified by dispersing the first group of CNTs in a solution, spinning the solution onto a silicon wafer and curing the solution to form the first low-K material modified with the first CNTs. The metal line includes a top layer and a bottom layer connected by a metal via. The interconnect structure also includes a second low-K dielectric material modified with a second group of CNTs and disposed on the bottom layer. Accordingly, embodiments the present disclosure could help to increase the mechanical strength of the low-K material or the entire interconnect structure.Type: GrantFiled: March 7, 2007Date of Patent: November 26, 2013Assignee: STMicroelectronics Asia Pacific Pte., Ltd.Inventors: Shanzhong Wang, Valeriy Nosik, Tong Yan Tee, Xueren Zhang
-
Patent number: 8592983Abstract: A method of integrating benzocyclobutene (BCB) layers with a substrate is provided along with a corresponding device. A method includes forming a first BCB layer on the substrate and depositing a first metal layer on the first BCB layer and within vias defined by the first metal layer. The method also forms a second BCB layer on the first metal layer and deposits a second metal layer on the second BCB layer and within vias defined by the second metal layer. The second metal layer extends through the vias defined by the second metal layer to establish an operable connection with the first metal layer. The first and second metal layers are independent of an electrical connection to any circuit element carried by the substrate, but the first and second metal layers secure the second BCB layer to the underlying structure and reduce the likelihood of delamination.Type: GrantFiled: December 2, 2011Date of Patent: November 26, 2013Assignee: The Boeing CompanyInventors: Hasan Sharifi, Alexandros D. Margomenos, Ara K. Kurdoghlian, Miroslav Micovic, Keisuke Shinohara, Colleen M. Butler
-
Patent number: 8581239Abstract: A semiconductor structure comprises a carrier, a plurality of under bump metallurgy layers, a plurality of copper containing bumps and an organic barrier layer, wherein the carrier comprises a protective layer and a plurality of conductive pads, mentioned protective layer comprises a plurality of openings, the conductive pads exposed by the openings, mentioned under bump metallurgy layers being formed on the conductive pads, mentioned copper containing bumps being formed on the under bump metallurgy layers, each of the copper containing bumps comprises a top surface and a ring surface in connection with the top surface, mentioned organic barrier layer having a first coverage portion, and mentioned first coverage portion covers the top surface and the ring surface of each of the copper containing bumps.Type: GrantFiled: January 19, 2012Date of Patent: November 12, 2013Assignee: Chipbond Technology CorporationInventors: Cheng-Hung Shih, Shu-Chen Lin, Yung-Wei Hsieh, Jun-Yu Yeh
-
Patent number: 8581388Abstract: A multilayered wiring substrate, comprising: a plurality of first main surface side connecting terminals arranged in a first main surface of a stack structure; and a plurality of second main surface side connecting terminals being arranged in a second main surface of the stack structure; wherein a plurality of conductor layers are alternately formed in a plurality of stacked resin insulation layers and are operably connected to each other through via conductors tapered such that diameters thereof are widened toward the first or the second main surface, wherein a plurality of openings are formed in an exposed outermost resin insulation layer in the second main surface, and terminal outer surfaces of the second main surface side connecting terminals arranged to match with the plurality of the openings are positioned inwardly from an outer main surface of the exposed outermost resin insulation layer, and edges of terminal inner surfaces are rounded.Type: GrantFiled: December 22, 2010Date of Patent: November 12, 2013Assignee: NGK Spark Plug Co., LtdInventors: Shinnosuke Maeda, Tetsuo Suzuki, Atsuhiko Sugimoto, Tatsuya Ito, Takuya Hando, Satoshi Hirano
-
Patent number: 8575753Abstract: A semiconductor device includes an interlayer insulating layer disposed on a substrate, the interlayer insulating layer comprising an opening exposing the substrate, a barrier layer pattern disposed within the opening, and a conductive pattern disposed on the barrier layer pattern, the conductive pattern having an oxidized portion extending out of the opening and a non-oxidized portion within the opening, wherein a width of the conductive pattern is determined by a thickness of the barrier layer pattern.Type: GrantFiled: May 25, 2010Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-hun Choi, Ki-ho Bae, Yi-koan Hong, Kyung-hyun Kim, Tae-hyun Kim, Kyung-tae Nam, Jun-ho Jeong
-
Patent number: 8551877Abstract: A method for method for removing a hard mask is described. The method includes forming at least a portion of a trench-via structure in a low-k insulation layer on a substrate using one or more etching processes and a hard mask layer overlying the low-k insulation layer. Thereafter, the method includes depositing a SiOCl-containing layer on exposed surfaces of the trench-via structure to form an insulation protection layer, performing one or more etching processes to anisotropically remove at least a portion of the SiOCl-containing layer from at least one surface on the trench-via structure, and removing the hard mask layer using a mask removal etching process.Type: GrantFiled: March 7, 2012Date of Patent: October 8, 2013Assignee: Tokyo Electron LimitedInventors: Alok Ranjan, Kaushik Arun Kumar
-
Patent number: 8546947Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: July 26, 2011Date of Patent: October 1, 2013Assignee: Megica CorporationInventors: Jin-Yuan Lee, Mou-Shiung Lin, Ching-Cheng Huang
-
Patent number: 8541096Abstract: There is provided a printed circuit board. The printed circuit board may be configured to include: a core layer in which a bending prevention portion of at least two layers is interposed between a plurality of insulating members and includes metal layers having different thermal expansion coefficients is disposed; a circuit pattern that is formed so as to have a desired pattern on at least one of the inside of the core layer and an outer face of the core layer; and an insulating layer that is formed on the core layer and includes an opening portion that exposes the circuit pattern, and a method of manufacturing the printed circuit board. According to the above-described printed circuit board and the method of manufacturing the printed circuit board, by disposing a bending prevention portion inside the printed circuit board, a printed circuit board capable of improving the progress rate and the productivity and a method of manufacturing the printed circuit board can be provided.Type: GrantFiled: December 18, 2009Date of Patent: September 24, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Mi Sun Hwang, Jae Joon Lee, Myung Sam Kang
-
Patent number: 8530955Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell array part, a first contact part, and a peripheral circuit part. The first contact part is juxtaposed with the memory cell array part in a first plane. The peripheral circuit part is juxtaposed with the memory cell array part in the first plane. The memory cell array part includes a first stacked body, a first semiconductor layer, and a memory film. The first contact part includes a first contact part insulating layer, and a plurality of first contact electrodes. The peripheral circuit part includes a peripheral circuit, a structure body, a peripheral circuit part insulating layer, and a peripheral circuit part contact electrode. A width along an axis perpendicular to the first axis of the peripheral circuit part insulating layer is smaller than a diameter of the first particle.Type: GrantFiled: September 20, 2011Date of Patent: September 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiromitsu Iino, Ryota Katsumata
-
Patent number: 8531038Abstract: A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.Type: GrantFiled: July 27, 2007Date of Patent: September 10, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8525289Abstract: Sophisticated gate electrode structures may be formed by providing a cap layer including a desired species that may diffuse into the gate dielectric material prior to performing a treatment for stabilizing the sensitive gate dielectric material. In this manner, complex high-k metal gate electrode structures may be formed on the basis of reduced temperatures and doses for a threshold adjusting species compared to conventional strategies. Moreover, a single metal-containing electrode material may be deposited for both types of transistors.Type: GrantFiled: April 12, 2012Date of Patent: September 3, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Richard Carter, Martin Trentzsch, Sven Beyer, Rohit Pal
-
Patent number: 8525163Abstract: An organic EL device 1, for example, excellent in productivity and performance with reduced influence of a voltage drop can be provided at low fabrication cost. The organic EL device 1 includes band-shaped organic EL strips 3 arranged at spacings on a first substrate 2. Each of the organic EL strips 3 includes a second substrate 31, a negative electrode 32b, a positive electrode 32a, and an organic layer 33. The pair of the electrodes 32a and 32b and the organic layer 33 are stacked on the second substrate 2 with the organic layer 33 sandwiched between the electrodes 32a and 32b. The first substrate 2 includes a connection terminal electrode 5 and an auxiliary terminal electrode 6. For example, negative electrode 32b is electrically connected to the connection terminal electrode 5, and the positive electrode 32a is electrically connected to the auxiliary terminal electrode 6.Type: GrantFiled: April 6, 2010Date of Patent: September 3, 2013Assignee: Sharp Kabushiki KaishaInventor: Yoshimasa Fujita
-
Patent number: 8525174Abstract: An organic light emitting display device constructed with an active layer of a thin film transistor formed on a substrate; a gate electrode including a first transparent conductive layer and a first metal layer formed on the active layer and a first insulating layer, source and drain electrodes including a second metal layer connected to the active layer through a contact hole formed in the second insulating layer, a third metal layer formed on the second metal layer, and a second transparent conductive layer formed on the third metal layer, formed on the gate electrode and a second insulating layer, a pixel electrode including the first transparent conductive layer, the third metal layer, and the second transparent conductive layer formed on the first insulating layer; and an intermediate layer disposed on the pixel electrode.Type: GrantFiled: April 8, 2011Date of Patent: September 3, 2013Assignee: Samsung Display Co., Ltd.Inventors: Chun-Gi You, Joon-Hoo Choi
-
Patent number: 8519540Abstract: A self-aligned interconnect structure is provided that includes a first patterned and cured low-k material located on a surface of a substrate, wherein the first patterned and cured low-k material includes at least one first interconnect pattern (via or trench pattern) therein. A second patterned and cured low-k material having at least one second interconnect pattern that is different from the first interconnect pattern is located atop the first patterned and cured low k material. A portion of the second patterned and cured low-k material partially fills the at least one first interconnect within the first patterned and cured low-k material. A conductive material fills the at least one first interconnect pattern and the at least one second interconnect pattern. A method of forming such a self-aligned interconnect structure is also provided.Type: GrantFiled: June 16, 2009Date of Patent: August 27, 2013Assignee: International Business Machines CorporationInventors: Shyng-Tsong Chen, Qinghuang Lin, Sampath Purushothaman, Terry A. Spooner, Shawn M. Walsh
-
Patent number: 8507901Abstract: The invention relates to an electronic device, particularly photoreceptor or electrophotographic device, comprising an organic function material, which comprises an electron transport component and a hole trap component, to an organic material, which is a mixture or a copolymer comprising an electron transport component and a hole trap component, its use as charge transport material in a photoreceptor or electrophotographic device, especially of the positive charging type, and to electronic devices comprising such a material.Type: GrantFiled: August 12, 2009Date of Patent: August 13, 2013Assignee: Merck Patent GmbHInventor: Junyou Pan
-
Patent number: 8497508Abstract: A wiring line is electrically connected in parallel to an auxiliary wiring line via a plurality of contact holes. The contact holes are formed through an insulating film and arranged in vertical direction to the wiring line. Since the auxiliary wiring line is formed in the same layer as an electrode that constitutes a TFT, the electric resistance of the wiring line can be reduced effectively without increasing the number of manufacturing steps.Type: GrantFiled: April 18, 2012Date of Patent: July 30, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Hisashi Ohtani, Yasushi Ogata, Shunpei Yamazaki
-
Patent number: 8487298Abstract: An organic semiconductor transistor has plural electrodes and an organic semiconductor layer including at least one compound represented by the following Formula (I). In Formula (I), each R is independently a hydrogen atom or an alkyl group; and n and m are each independently an integer of from 1 to 3.Type: GrantFiled: September 9, 2009Date of Patent: July 16, 2013Assignee: Fuji Xerox Co., Ltd.Inventors: Hidekazu Hirose, Koji Horiba, Akira Imai, Takeshi Agata, Katsuhiro Sato
-
Patent number: 8481993Abstract: A semiconductor composite film includes a semiconductor thin film layer containing an organic semiconductor material, an insulating thin film layer formed from a polymer material phase-separated from the organic semiconductor material in the film thickness direction, and a fine particle material dispersed in at least one of the semiconductor thin film layer and the insulating thin film layer.Type: GrantFiled: July 14, 2009Date of Patent: July 9, 2013Assignee: Sony CorporationInventors: Noriyuki Kawashima, Takahiro Ohe
-
Patent number: 8471384Abstract: A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.Type: GrantFiled: August 21, 2007Date of Patent: June 25, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8445377Abstract: A mechanically robust semiconductor structure with improved adhesion strength between a low-k dielectric layer and a dielectric-containing substrate is provided. In particular, the present invention provides a structure that includes a dielectric-containing substrate having an upper region including a treated surface layer which is chemically and physically different from the substrate; and a low-k dielectric material located on a the treated surface layer of the substrate. The treated surface layer and the low-k dielectric material form an interface that has an adhesion strength that is greater than 60% of the cohesive strength of the weaker material on either side of the interface. The treated surface is formed by treating the surface of the substrate with at least one of actinic radiation, a plasma and e-beam radiation prior to forming of the substrate the low-k dielectric material.Type: GrantFiled: September 9, 2011Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Qinghuang Lin, Terry A. Spooner, Darshan D. Gandhi, Christy S. Tyberg
-
Patent number: 8446014Abstract: An integrated circuit (IC) interconnect structure that includes a first via positioned in a dielectric and coupled to a high current device at one end, and a buffer metal segment positioned in a dielectric and coupled to the first via at an opposite end thereof. The buffer metal segment includes a plurality of electrically insulating inter-dielectric (ILD) pads forming an ILD cheesing pattern thereon, to direct current. The IC interconnect structure further includes a second via positioned in a dielectric formed over the buffer metal segment and coupled to the buffer metal segment at one end and a metal power line formed in a dielectric and coupled to the second via at an opposite end thereof. The use of the ILD pads on the buffer metal segment enables a more even distribution of current along the metal power line.Type: GrantFiled: June 22, 2012Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Hanyi Ding, Ronald G. Filippi, Jong-Ru Guo, Ping-Chuan Wang
-
Patent number: 8445382Abstract: A dual damascene process for forming conductive interconnects on an integrated circuit die. The process includes providing a layer (16) of porous, ultra low-k (ULK) dielectric material in which a via opening (30) is subsequently formed. A thermally degradable polymeric (“porogen”) material (42) is applied to the side wall sidewalls of the opening (30) such that the porogen material penetrates deeply into the porous ULK dielectric material (thereby sealing the pores and increasing the density thereof). Once a conductive material (36) has been provided with the opening (30) and polished back by means of chemical mechanical polishing (CMP), the complete structure is subjected to a curing step to cause the porogen material (44) with the ULK dielectric layer (16) to decompose and evaporate, thereby restoring the porosity (and low-k value) of the dielectric layer (16). Attached are a marked-up copy of the originally filed specification and a clean substitute specification in accordance with 37 C.F.R. §§1.Type: GrantFiled: March 20, 2006Date of Patent: May 21, 2013Assignee: NXP B.V.Inventor: Willem Frederik Adrianus Besling
-
Patent number: 8440579Abstract: Patterning-induced damage of sensitive low-k dielectric materials in semiconductors devices may be restored to a certain degree on the basis of a surface treatment that is performed prior to exposing the device to ambient atmosphere. To this end, the dangling silicon bonds of the silicon oxide-based low-k dielectric material may be saturated in a confined process environment, thereby providing superior surface conditions for the subsequent application of an appropriate repair chemistry.Type: GrantFiled: July 8, 2011Date of Patent: May 14, 2013Assignee: Globalfoundries Inc.Inventors: Matthias Schaller, Daniel Fischer, Thomas Oszinda
-
Patent number: 8426970Abstract: Methods for substrate processing are described. The methods include forming a material layer on a substrate. The methods include selecting constituents of a molecular masking layer (MML) to remove an effect of variations in the material layer as a result of substrate processing. The methods include normalizing the surface characteristics of the material layer by selectively depositing the MML on the material layer.Type: GrantFiled: December 28, 2010Date of Patent: April 23, 2013Assignee: Intermolecular, Inc.Inventors: Zachary Fresco, Chi-I Lang, Sandra G. Malhotra, Tony P. Chiang, Thomas R. Boussie, Nitin Kumar, Jinhong Tong, Anh Duong
-
Patent number: 8415252Abstract: A metal interconnect structure provides high adhesive strength between copper atoms in a copper-containing structure and a self-aligned copper encapsulation layer, which is selectively deposited only on exposed copper surfaces. A lower level metal interconnect structure comprises a first dielectric material layer and a copper-containing structure embedded in a lower metallic liner. After a planarization process that forms the copper-containing structure, a material that forms Cu—S bonds with exposed surfaces of the copper-containing structure is applied to the surface of the copper-containing structure. The material is selectively deposited only on exposed Cu surfaces, thereby forming a self-aligned copper encapsulation layer, and provides a high adhesion strength to the copper surface underneath. A dielectric cap layer and an upper level metal interconnect structure can be subsequently formed on the copper encapsulation layer.Type: GrantFiled: January 7, 2010Date of Patent: April 9, 2013Assignee: International Business Machines CorporationInventors: Tien-Jen Cheng, Abhishek Dube, Zhengwen Li, Huilong Zhu
-
Patent number: 8415800Abstract: A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.Type: GrantFiled: August 27, 2007Date of Patent: April 9, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8404584Abstract: The method of manufacturing the semiconductor device includes forming an insulating film above a semiconductor substrate, forming an opening in the insulating film, forming a conductive film above the insulating film with the opening formed, removing the conductive film above the insulating film to bury the conductive film in the opening, and processing a surface of the insulating film with a silicon compound including Si—N or Si—Cl.Type: GrantFiled: May 2, 2011Date of Patent: March 26, 2013Assignee: Fujitsu LimitedInventors: Tadahiro Imada, Kouta Yoshikawa
-
Patent number: 8405081Abstract: An organic thin field transistor is disclosed. The organic thin field transistor includes a first and a second insulting layers, a metal structure and an organic layer serving as an active layer. Materials of the first and the second insulting layers are different, and by performing an etching process, a surface of the metal structure and a surface of the second insulting layer are effectively aligned. Because of the high flatness of the surface of the metal structure and the second insulting layer, a continuous film-forming property and crystallinity of the active layer of the organic thin field transistor are improved, so as to achieve a better the electrical characteristic.Type: GrantFiled: March 31, 2011Date of Patent: March 26, 2013Assignee: National Taiwan University of Science and TechnologyInventors: Ching-Lin Fan, Yu-Zuo Lin, Chao-Hung Huang
-
Patent number: 8404577Abstract: A manufacturing process of a semiconductor device includes generating a less random grain orientation distribution in metal features of a semiconductor device by employing a grain orientation layer. The less random grain orientation, e.g., a grain orientation distribution which has a higher percentage of grains that have a predetermined grain orientation, may lead to improved reliability of the metal features. The grain orientation layer may be deposited on the metal features wherein the desired grain structure of the metal features may be obtained by a subsequent annealing process, during which the metal feature is in contact with the grain orientation layer.Type: GrantFiled: February 22, 2008Date of Patent: March 26, 2013Assignee: GlobalFoundries Inc.Inventors: Juergen Boemmels, Matthias Lehr, Ralf Richter
-
Patent number: 8390115Abstract: Provided is a wiring board wherein a circuit is not short-circuited when a IC chip is mounted on the wiring board. A wiring board (2) is provided with a substrate (4); wiring layers (5-8), which are formed on a surface of the substrate (4) and have prescribed wiring patterns; connecting terminals (9-12), which are formed on a part of the wiring layers (5-8) and electrically connected with bumps (18-21) of an integrated circuit chip (IC chip) (3); a mounting region (14), which is arranged on the surface of the substrate (4) and has the integrated circuit chip (3) mounted therein; and an insulating layer (13), which is formed on the surface of the substrate (4) so as to surround the circumference of the mounting region (14) for protecting wiring layers (5-8). A part of the insulating layer (3) is arranged inside the mounting region (14), and the thickness of the insulating layer (13) is more than that of the bumps (18-21) of the integrated circuit chip (3).Type: GrantFiled: March 6, 2009Date of Patent: March 5, 2013Assignee: Sharp Kabushiki KaishaInventor: Hiroki Nakahama
-
Patent number: 8384189Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: August 6, 2008Date of Patent: February 26, 2013Assignee: Megica CorporationInventor: Mou-Shing Lin
-
Patent number: 8384208Abstract: A semiconductor device capable of improving a mechanical strength of a porous silica film while inhibiting a film located on a lower layer of the porous silica film from deterioration is obtained. This semiconductor device includes an organic film formed on a semiconductor substrate, an ultraviolet light permeation suppressive film, formed on a surface of the organic film, composed of a material which is difficult to be permeable by ultraviolet light, and a first porous silica film formed on a surface of the ultraviolet light permeation suppressive film.Type: GrantFiled: July 12, 2007Date of Patent: February 26, 2013Assignees: Sanyo Electric Co., Ltd., NEC Corporation, Rohn Co., Ltd.Inventors: Yoshinori Shishida, Shinichi Chikaki, Ryotaro Yagi, Kazuo Kohmura, Hirofumi Tanaka
-
Patent number: 8384209Abstract: To reduce defects of a semiconductor device, such as defects in shape and characteristic due to external stress and electrostatic discharge. To provide a highly reliable semiconductor device. In addition, to increase manufacturing yield of a semiconductor device by reducing the above defects in the manufacturing process. The semiconductor device includes a semiconductor integrated circuit sandwiched by impact resistance layers against external stress and an impact diffusion layer diffusing the impact and a conductive layer covering the semiconductor integrated circuit. With the use of the conductive layer covering the semiconductor integrated circuit, electrostatic breakdown (malfunctions of the circuit or damages of a semiconductor element) due to electrostatic discharge of the semiconductor integrated circuit can be prevented.Type: GrantFiled: April 24, 2009Date of Patent: February 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiaki Oikawa, Shingo Eguchi, Shunpei Yamazaki
-
Patent number: 8384205Abstract: A method of manufacturing an electronic device package. Coating a first side of a metallic layer with a first insulating layer and coating a second opposite side of the metallic layer with a second insulating layer. Patterning the first insulating layer to expose bonding locations on the first side of the metallic layer, and patterning the second insulating layer such that remaining portions of the second insulating layer on the second opposite side are located directly opposite to the bonding locations on the first side. Selectively removing portions of the metallic layer that are not covered by the remaining portions of the second insulating layer on the second opposite side to form separated coplanar metallic layers. The separated coplanar metallic layers include the bonding locations. Selectively removing remaining portions of the second insulating layer thereby exposing second bonding locations on the second opposite sides of the separated coplanar metallic layers.Type: GrantFiled: July 1, 2011Date of Patent: February 26, 2013Assignee: LSI CorporationInventors: Qwai Low, Patrick Variot
-
Patent number: 8378489Abstract: A semiconductor device of this invention has a copper wiring layer, of which a layer, to which a composition including at least one substance selected from the group consisting of ammonia and organic bases is applied, and a silicon-containing insulating film are sequentially superimposed on the copper wiring layer. Accordingly, semiconductor devices having insulating layers which adheres well to the copper serving as the wiring material can be obtained.Type: GrantFiled: August 20, 2009Date of Patent: February 19, 2013Assignee: Fujitsu LimitedInventors: Shiro Ozaki, Yoshihiro Nakata, Yasushi Kobayashi, Ei Yano
-
Patent number: 8324627Abstract: The present invention is a method for manufacturing an organic thin-film transistor substrate including an organic thin-film transistor as a transistor element, and an object of the invention is to provide a manufacturing method capable of forming a bank in a smaller number of steps.Type: GrantFiled: August 30, 2011Date of Patent: December 4, 2012Assignee: Sumitomo Chemical Company, LimitedInventor: Kenji Kasahara
-
Patent number: 8314435Abstract: An organic light emitting diode display is disclosed. The organic light emitting diode display includes a plurality of subpixels that emit light of at least three colors, the plurality of subpixels each including a first electrode, an organic light emitting layer, and a second electrode. Each of the organic light emitting layers of at least two of the plurality of subpixels includes at least two electron transport layers. The organic light emitting layer of at least one of the plurality of subpixels includes at least one electron transport layer.Type: GrantFiled: May 13, 2010Date of Patent: November 20, 2012Assignee: LG Display Co., Ltd.Inventor: Sehee Lee
-
Patent number: 8304283Abstract: An organic semiconductor material comprising a compound which has a generalized porphyrin skeleton and which has a molecular structure such that the distance from the generalized porphyrin ring plane to the center of each atom forming the generalized porphyrin skeleton, is not more than 1A.Type: GrantFiled: October 13, 2009Date of Patent: November 6, 2012Assignee: Mitsubishi Chemical CorporationInventors: Shinji Aramaki, Noboru Ono
-
Patent number: 8304766Abstract: A semiconductor chip comprises a metal pad exposed by an opening in a passivation layer, wherein the metal pad has a testing area and a bond area. During a step of testing, a testing probe contacts with the testing area for electrical testing. After the step of testing, a polymer layer is formed on the testing area with a probe mark created by the testing probe. Alternatively, a semiconductor chip comprises a testing pad and a bond pad respectively exposed by two openings in a passivation layer, wherein the testing pad is connected to the bond pad. During a step of testing, a testing probe contacts with the testing pad for electrical testing. After the step of testing, a polymer layer is formed on the testing pad with a probe mark created by the testing probe.Type: GrantFiled: April 26, 2011Date of Patent: November 6, 2012Assignee: Megica CorporationInventors: Mou-Shiung Lin, Huei-Mei Yen, Hsin-Jung Lo, Chiu-Ming Chou, Ke-Hung Chen
-
Patent number: 8304300Abstract: An object is to provide a display device which operates stably with use of a transistor having stable electric characteristics. In manufacture of a display device using transistors in which an oxide semiconductor layer is used for a channel formation region, a gate electrode is further provided over at least a transistor which is applied to a driver circuit. In manufacture of a transistor in which an oxide semiconductor layer is used for a channel formation region, the oxide semiconductor layer is subjected to heat treatment so as to be dehydrated or dehydrogenated; thus, impurities such as moisture existing in an interface between the oxide semiconductor layer and the gate insulating layer provided below and in contact with the oxide semiconductor layer and an interface between the oxide semiconductor layer and a protective insulating layer provided on and in contact with the oxide semiconductor layer can be reduced.Type: GrantFiled: July 1, 2010Date of Patent: November 6, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichiro Sakata, Toshinari Sasaki, Miyuki Hosoba
-
Patent number: 8283707Abstract: A MOS transistor includes an etch stop layer presenting a density of less than a determined threshold value, below which the material of said stop layer is permeable to molecules of dihydrogen and/or water. The material may comprise a nitride. A material used for the etch stop layer preferably has a density value of less than about 2.4 g/cm3.Type: GrantFiled: March 6, 2007Date of Patent: October 9, 2012Assignee: STMicroelectronics S.A.Inventors: Jorge Regolini, Pierre Morin, Daniel Benoit
-
Patent number: 8237286Abstract: An integrated circuit (IC) interconnect structure that includes a first via positioned in a dielectric and coupled to a high current device at one end, and a buffer metal segment positioned in a dielectric and coupled to the first via at an opposite end thereof. The buffer metal segment includes a plurality of electrically insulating inter-dielectric (ILD) pads forming an ILD cheesing pattern thereon, to direct current. The IC interconnect structure further includes a second via positioned in a dielectric formed over the buffer metal segment and coupled to the buffer metal segment at one end and a metal power line formed in a dielectric and coupled to the second via at an opposite end thereof. The use of the ILD pads on the buffer metal segment enables a more even distribution of current along the metal power line.Type: GrantFiled: April 15, 2010Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Hanyi Ding, Ronald G. Filippi, Jong-Ru Guo, Ping-Chuan Wang
-
Patent number: 8237280Abstract: The present invention proposes a dummy metal fill structure which makes it possible to reduce variations in transistor characteristics as much as possible even if mask misalignment occurs, as well as to ensure the intended planarizing effect of the metal CMP process. The dummy metal fill formed above the gate electrode extends in the gate length direction with both ends thereof protruding from a region corresponding to the gate electrode. Even if a mask for forming a wiring layer is misaligned and the position of the dummy metal fill is misaligned from an intended position, the shape of the dummy metal fill within a region of the gate electrode is kept symmetric with respect to the center of the gate electrode.Type: GrantFiled: September 2, 2010Date of Patent: August 7, 2012Assignee: Panasonic CorporationInventor: Akio Kiyota
-
Patent number: 8227922Abstract: A semiconductor device includes a lower layer wiring made of a conductive material; an etching stopper film laminated on the lower layer wiring and having a laminated structure including an SiCO layer and an SiCN layer; an interlayer insulating film laminated on the etching stopper film; an intermediate film laminated on the interlayer insulating film and made of a material having an etching selectivity with respect to a material of the etching stopper film; an upper wiring layer laminated on the intermediate film and having an upper groove formed in a top surface thereof; an upper layer wiring embedded in the upper groove and made of a metal material having Cu as a main component; and a via electrically connecting the lower layer wiring and the upper layer wiring and disposed in a via hole penetrating through the interlayer insulating film and the intermediate film.Type: GrantFiled: November 7, 2008Date of Patent: July 24, 2012Assignee: Rohm Co., Ltd.Inventor: Satoshi Kageyama
-
Patent number: 8217518Abstract: A protection layer is coated or otherwise formed over the interconnect structure. The interconnect structure includes a metal line (such as top and bottom metal layers connected by a metal via) and a low-K material. The protection layer includes a vertically aligned dielectric or other material dispersed with carbon nanotubes. The protection layer could include one or multiple layers of carbon nanotubes, and the carbon nanotubes could have any suitable dispersion, alignment, and pattern in each layer of the protection layer. Among other things, the carbon nanotubes help to reduce or prevent damage to the interconnect structure, such as by reducing or preventing the collapse of the low-K material or delamination between the metal line and the low-K material.Type: GrantFiled: March 7, 2007Date of Patent: July 10, 2012Assignees: STMicroelectronics Asia Pacific Pte., Ltd., Nanyang Technological UniversityInventors: Tong Yan Tee, Xueren Zhang, Shanzhong Wang, Valeriy Nosik, Jijie Zhou, Sridhar Idapalapati, Subodh Mhaisalkar, Zhi Yuan Shane Loo
-
Patent number: 8203198Abstract: A thin film capacitor device of the present invention has a thin film capacitor having two electrodes and a dielectric layer provided therebetween and external terminals electrically connected to the electrodes. In addition, the thin film capacitor device also has resistor layers which are provided between the external terminals and the electrodes and adjacent thereto, and which are formed of a material have a higher resistivity than that of the adjacent electrodes.Type: GrantFiled: September 13, 2006Date of Patent: June 19, 2012Assignee: Fujitsu LimitedInventors: Takeshi Shioga, Kazuaki Kurihara
-
Patent number: 8203210Abstract: The reliability of a semiconductor device having an embedded wire in the lowest layer wire is improved. In a main surface of a semiconductor substrate, MISFETs are formed and over the main surface, insulating films 10, 11 are formed. In the insulating films 10, 11 a contact hole is formed and a plug is embedded therein. Over the insulating film 11 in which the plug is embedded, insulating films 14, 15, 16 are formed and an opening is formed in the insulating films 14, 15, 16 and a wire is embedded therein. The insulating film 15 is an etching stopper film when etching the insulating film 16 in order to form the opening, containing silicon and carbon. The insulating film 11 has a high hygroscopicity and the insulating film 15 has a low moisture resistance, however, by interposing the insulating film 14 therebetween and making the insulating film 14 have a higher density of the number of Si (silicon) atoms than that of the insulating film 11, an electrically weak interface is prevented from being formed.Type: GrantFiled: September 15, 2010Date of Patent: June 19, 2012Assignee: Renesas Electronics CorporationInventors: Takeshi Furusawa, Takao Kamoshima, Masatsugu Amishiro, Naohito Suzumura, Shoichi Fukui, Masakazu Okada
-
Patent number: 8198624Abstract: An organic light emitting device is disclosed. The organic light emitting device includes a substrate, a display positioned on the substrate, and a dummy pattern positioned at an edge of the display. The display includes a plurality of subpixels each including a first electrode, an emissive unit including at least an organic emissive layer, and a second electrode. The dummy pattern includes a dummy layer including the same formation material as that of at least one of a plurality of layers for forming the emissive unit.Type: GrantFiled: August 3, 2007Date of Patent: June 12, 2012Assignee: LG Display Co., Ltd.Inventor: Chonghyun Park
-
Patent number: 8193642Abstract: This invention provides an interlayer insulating film for a semiconductor device, which has low permittivity, is free from the evolution of gas such as CFx and SiF4 and is stable, and a wiring structure comprising the same. In an interlayer insulating film comprising an insulating film provided on a substrate layer, the interlayer insulating film has an effective permittivity of not more than 3. The wiring structure comprises an interlayer insulating film, a contact hole provided in the interlayer insulating film, and a metal filled into the contact hole. The insulating film comprises a first fluorocarbon film provided on the substrate layer and a second fluorocarbon film provided on the first fluorocarbon film.Type: GrantFiled: June 20, 2006Date of Patent: June 5, 2012Assignees: Tohoku University, Foundation for Advancement of International ScienceInventor: Tadahiro Ohmi