With Adhesive Means Patents (Class 257/783)
-
Patent number: 8796724Abstract: This invention is about a reliable light-emitting system and a method to make it. The light-emitting system is mounted on a carrier with a non-conductive adhesive such that at least one of the p-contact layer and n-contact layer of the light-emitting device is in direct contact with conductive patterns formed on the carrier.Type: GrantFiled: December 20, 2011Date of Patent: August 5, 2014Inventors: Todd W Hodrinsky, Donald T Wesson, Jr., Deborah D Cebry, Matthew D Gidman, Robert M Sarazin
-
Patent number: 8796869Abstract: In a CSP type semiconductor device, the invention prevents a second wiring from forming a narrowed portion on a lower surface of a step portion at the time of forming the second wiring that is connected to the back surface of a first wiring formed near a side surface portion of a semiconductor die on the front surface and extends onto the back surface of the semiconductor die over the step portion of a window that is formed from the back surface side of the semiconductor die so as to expose the back surface of the first wiring. A glass substrate is bonded on a semiconductor substrate on which a first wiring is formed on the front surface near a dicing line with an adhesive resin being interposed therebetween. The semiconductor substrate is then etched from the back surface to form a window having step portions with inclined sidewalls around the dicing line as a center.Type: GrantFiled: August 5, 2011Date of Patent: August 5, 2014Assignee: Semiconductor Components Industries, LLCInventors: Hiroaki Tomita, Kazuyuki Suto
-
Patent number: 8796823Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: GrantFiled: November 13, 2012Date of Patent: August 5, 2014Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Kazumi Hara
-
Patent number: 8786084Abstract: A semiconductor package includes a semiconductor die attached to a support having electrically conductive paths, the semiconductor die having a bond-pad electrically connected to the electrically a conductive path on the support by a bond-wire of a first metallic composition, the bond-wire and the bond-pad being coated with a protection layer of a second metallic composition.Type: GrantFiled: March 31, 2010Date of Patent: July 22, 2014Assignee: STMicroelectronics (Grenoble 2) SASInventors: Romain Coffy, Jean-François Sauty
-
Patent number: 8786103Abstract: A first semiconductor component and a second semiconductor component are attached together via an adhesion layer so that the first semiconductor component and the second semiconductor component are electrically connected with each other via a through electrode. The through electrode is formed to fill a through hole formed in the second semiconductor component and a through hole formed in a portion the adhesion layer. The through hole formed in the portion the adhesion layer is positioned between the through hole formed in the second semiconductor component and a second connection surface of a first semiconductor component through electrode.Type: GrantFiled: April 7, 2010Date of Patent: July 22, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kenta Uchiyama, Akihiko Tateiwa
-
Patent number: 8785251Abstract: A semiconductor device has a semiconductor die mounted over a surface of a substrate. A mold underfill dispensing needle has a width substantially equal to a width of the semiconductor die. The dispensing needle is placed in fluid communication with a side of the semiconductor die. A mold underfill is deposited from an outlet of the dispensing needle evenly across a width of the semiconductor die into an area between the semiconductor die and substrate without motion of the dispensing needle. The dispensing needle has a shank and the outlet in a T-configuration. The dispensing needle can have a plurality of pole portions between a shank and the outlet. The dispensing needle has a plate between a shank and the outlet. The outlet has an upper edge with a length substantially equal to or greater than a length of a lower edge of the outlet.Type: GrantFiled: September 9, 2013Date of Patent: July 22, 2014Assignee: STATS ChipPAC, Ltd.Inventors: SooMoon Park, ByoungWook Jang, DongSoo Moon
-
Patent number: 8779569Abstract: A semiconductor device 100 includes a first insulating material 110 attached to a second main surface 106b of a semiconductor chip 106, and a second insulating material 112 attached to side surfaces of the semiconductor chip 106, the first insulating material 110 and an island 102. The semiconductor chip 106 is fixed to the island 102 via the first insulating material 110 and the second insulating material 112. The first insulating material 110 ensures a high dielectric strength between the semiconductor chip 106 and the island 102. Though the second insulating material 112 having a modulus of elasticity greater than that of the first insulating material 110, the semiconductor chip 106 is firmly attached to the island 102.Type: GrantFiled: January 17, 2011Date of Patent: July 15, 2014Assignee: Rohm Co., Ltd.Inventors: Akihiro Kimura, Tsunemori Yamaguchi
-
Patent number: 8779599Abstract: A device includes a bottom chip and an active top die bonded to the bottom chip. A dummy die is attached to the bottom chip. The dummy die is electrically insulated from the bottom chip.Type: GrantFiled: November 16, 2011Date of Patent: July 15, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Cheng-Lin Huang, Szu Wei Lu, Jui-Pin Hung, Shin-Puu Jeng, Chen-Hua Yu
-
Publication number: 20140183715Abstract: According to the present invention, a semiconductor device having superior electrical conductivity is provided. The semiconductor device of the present invention is provided with a base material, a semiconductor element, and an adhesive layer that adheres the base material and the semiconductor element while interposed there between. In the adhesive layer of the semiconductor device, a metal particle and an insulating particle are dispersed, and the metal particle has flaked shape or ellipsoidal/spherical shape. As the content percentage by volume of the metal particle in the adhesive layer is a and the content percentage by volume of the insulating particles in the adhesive layer is b, the content percentage (a+b) by volume of fillers in the adhesive layer is 0.20 or more and 0.50 or less and the content percentage a/(a+b) by volume of the metal particles in the fillers is 0.03 or more and 0.70 or less.Type: ApplicationFiled: May 29, 2012Publication date: July 3, 2014Applicant: SUMITOMO BAKELITE CO., LTD.Inventors: Naoya Kanamori, Takahiro Harada, Chiaki Aoki, Ryuichi Murayama
-
Patent number: 8766462Abstract: The present invention provides a dicing tape-integrated wafer back surface protective film including: a dicing tape including a base material and a pressure-sensitive adhesive layer formed on the base material; and a wafer back surface protective film formed on the pressure-sensitive adhesive layer of the dicing tape, in which the wafer back surface protective film is colored. It is preferable that the colored wafer back surface protective film has a laser marking ability. The dicing tape-integrated wafer back surface protective film can be suitably used for a flip chip-mounted semiconductor device.Type: GrantFiled: December 3, 2013Date of Patent: July 1, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura
-
Patent number: 8766432Abstract: Methods and resulting devices are disclosed related to attaching a die to a leadframe. One such method includes initially bonding a carrier pad which is pre-coated with a thermosetting first adhesive to the leadframe. The carrier pad can be electrically non-conductive. The first adhesive can be raised to its thermosetting cure temperature by heating the leadframe to a temperature just above the thermosetting cure temperature of the first adhesive. A thermosetting second adhesive which is liquid at room temperature can be applied to a second major surface of the carrier pad, and the die can be placed on the second adhesive and aligned with the leadframe. The second adhesive can be raised to its thermosetting cure temperature to bond the die to the carrier pad, and in turn form a bonded assembly.Type: GrantFiled: January 5, 2012Date of Patent: July 1, 2014Assignee: Analog Devices, Inc.Inventor: Garrett Griffin
-
Publication number: 20140175678Abstract: To achieve a reduction in cost of a semiconductor device, in a common board (a wiring board), a plurality of bonding leads each extend toward the center of the board, and a solder resist film as a die bonding region supporting a minimum chip is coated with a die bonding material. With this, even when a first semiconductor chip as a large chip is mounted, wire bonding can be performed without causing the die bonding material to cover the bonding leads. Thus, development cost can be reduced to reduce the cost of the semiconductor device (LGA).Type: ApplicationFiled: February 26, 2014Publication date: June 26, 2014Applicant: Renesas Electronics CorporationInventors: Soshi Kuroda, Kenya Hironaga, Hironori Matsushima, Masatoshi Yasunaga, Akira Yamazaki
-
Patent number: 8759988Abstract: A method for producing semiconductor components and a component obtainable by such a method is disclosed. The method comprises the following steps: fixing a conductive film on a carrier; adhesively bonding semiconductor chips onto the conductive film using an adhesive layer, wherein active surfaces of the semiconductor chips, the active surfaces having connection contacts, are situated on that side of the chips which faces the film; overmolding the chips adhesively bonded onto the conductive film with a molding compound; and releasing the conductive film with the overmolded chips from the carrier. In this case, the adhesive layer is structured in such a way that at least connection contacts of the semiconductor chips are free of the adhesive layer and are kept free of the molding compound.Type: GrantFiled: May 27, 2011Date of Patent: June 24, 2014Assignee: Robert Bosch GmbHInventors: Mathias Bruendel, Frieder Haag, Ulrike Scholz
-
Patent number: 8759974Abstract: Electronic assemblies and solders used in electronic assemblies are described. One embodiment includes a die and a substrate, with a solder material positioned between the die and the substrate, the solder comprising at least 91 weight percent Sn, 0.4 to 1.0 weight percent Cu and at least one dopant selected from the group consisting of Ag, Bi, P, and Co. Other embodiments are described and claimed.Type: GrantFiled: August 8, 2011Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Mengzhi Pang, Pilin Liu, Charavanakumara Gurumurthy
-
Patent number: 8754506Abstract: Embodiments of the present invention provide an apparatus that includes a semiconductor substrate comprising a first surface having one or more integrated circuit devices formed thereon and a second surface opposite the first surface, wherein one or more vias are formed through the semiconductor substrate to couple the first surface with the second surface. The apparatus may further include a redistribution layer coupled with the second surface of the semiconductor substrate, wherein the one or more vias couple the redistribution layer with the first surface of the semiconductor substrate. Other embodiments including, for example, associated packages and methods may be described and/or claimed.Type: GrantFiled: April 10, 2009Date of Patent: June 17, 2014Assignee: Marvell International Ltd.Inventors: Shiann-Ming Liou, Albert Wu
-
Patent number: 8753924Abstract: An article of manufacture includes a semiconductor die (110) having an integrated circuit (105) on a first side of the die (110), a diffusion barrier (125) on a second side of the die (110) opposite the first side, a mat of carbon nanotubes (112) rooted to the diffusion barrier (125), a die attach adhesive (115) forming an integral mass with the mat (112) of the carbon nanotubes, and a die pad (120) adhering to the die attach adhesive and (115) and the mat (112) of carbon nanotubes for at least some thermal transfer between the die (110) and the die pad (120) via the carbon nanotubes (112). Other articles, integrated circuit devices, structures, and processes of manufacture, and assembly processes are also disclosed.Type: GrantFiled: March 8, 2012Date of Patent: June 17, 2014Assignee: Texas Instruments IncorporatedInventors: James Cooper Wainerdi, Luigi Colombo, John Paul Tellkamp, Robert Reid Doering
-
Patent number: 8754535Abstract: A semiconductor device (1,21) includes a solid state device (2,22), a semiconductor chip (3) that has a functional surface (3a) on which a functional element (4) is formed and that is bonded on a surface of the solid state device with the functional surface thereof facing the surface of the solid state device and while maintaining a predetermined distance between the functional surface thereof and the surface of the solid state device, an insulating film (6) that is provided on the surface (2a, 22a) of the solid state device facing the semiconductor chip and that has an opening (6a) greater in size than the semiconductor chip when the surface of the solid state device facing the semiconductor chip is vertically viewed down in plane, and a sealing layer (7) that seals a space between the solid state device and the semiconductor chip.Type: GrantFiled: March 1, 2013Date of Patent: June 17, 2014Assignee: Rohm Co., Ltd.Inventors: Kazumasa Tanida, Osamu Miyata
-
Patent number: 8754509Abstract: A semiconductor die package is disclosed. It includes a leadframe structure comprising a first die attach pad and a second die attach pad. A plurality of leads extend from the first and second die attach pads. The plurality of leads includes at least a first control lead and a second control lead. A first semiconductor die including a first device is mounted on the first die attach pad, and a second semiconductor die has a second device is mounted on the second die attach pad. A housing is provided in the semiconductor die package and protects the first and second dies. The housing may have an exterior surface and at least partially covers the first semiconductor die and the second semiconductor die. The first control lead and the second control lead are at opposite sides of the semiconductor die package.Type: GrantFiled: July 11, 2012Date of Patent: June 17, 2014Assignee: Fairchild Semiconductor CorporationInventor: David Grey
-
Publication number: 20140159256Abstract: An anisotropic conductive film, a method for preparing a semiconductor device, and a semiconductor device, the anisotropic conductive film including a base film, the base film having a storage modulus of 5,000 kgf/cm2 or less or a coefficient of thermal expansion of 50 ppm/° C. or less at 100° C. to 150° C.; and an adhesive layer on the base film, the adhesive layer containing conductive particles.Type: ApplicationFiled: November 4, 2013Publication date: June 12, 2014Inventors: Hyun Min CHOI, Young Woo PARK
-
Patent number: 8749076Abstract: The present invention relates to a resin paste composition including an organic compound, and a granular aluminum powder having an average particle diameter of from 2 to 10 ?m and a flake-shaped silver powder having an average particle diameter of from 1 to 5 ?m which are uniformly dispersed in the organic compound, and a semiconductor device manufactured by bonding a semiconductor element onto a supporting member through the resin paste composition and then encapsulating the resulting bonded product. According to the present invention, it is possible to provide a resin paste composition used for bonding an element such as semiconductor chips onto a lead frame which is excellent in not only electrical conductivity and bonding property but also working efficiency without using a large amount of rare and expensive silver, and a semiconductor device having a high productivity and a high reliability.Type: GrantFiled: June 10, 2011Date of Patent: June 10, 2014Assignee: Hitachi Chemical Company, Ltd.Inventors: Chiaki Okada, Kazuhiko Yamada, Yukari Inoue
-
Patent number: 8749075Abstract: An integrated circuit is provided. The integrated circuit includes: a chip and encapsulation material covering at least three sides of the chip, the encapsulation material being formed from adhesive material. The integrated circuit includes a carrier adhered to the chip by means of the encapsulation material.Type: GrantFiled: September 4, 2012Date of Patent: June 10, 2014Assignee: Infineon Technologies AGInventors: Joachim Mahler, Lukas Ossowski, Khalil Hosseini, Ivan Nikitin
-
Patent number: 8749031Abstract: According to one embodiment, a semiconductor device includes a semiconductor device body and an insulating adhesive layer. The semiconductor device body is formed with a square plate shape and has an element portion provided on a first major surface. The insulating adhesive layer is provided to cover a second major surface of the semiconductor device body and one or two of four side faces of the semiconductor device body.Type: GrantFiled: March 18, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Ryoji Matsushima
-
Patent number: 8742600Abstract: Provided are a dual-phase intermetallic interconnection structure and a fabricating method thereof. The dual-phase intermetallic interconnection structure includes a first intermetallic compound, a second intermetallic compound, a first solder layer, and a second solder layer. The second intermetallic compound covers and surrounds the first intermetallic compound. The first intermetallic compound and the second intermetallic compound contain different high-melting point metal. The first solder layer and the second solder layer are disposed at the opposite sides of the second intermetallic compound, respectively. The first intermetallic compound is adapted to fill the micropore defects generated during the formation of the second intermetallic compound.Type: GrantFiled: January 8, 2013Date of Patent: June 3, 2014Assignee: Industrial Technology Research InstituteInventors: Jing-Yao Chang, Tao-Chih Chang, Tung-Han Chuang, Chun-Yen Lee
-
Patent number: 8742568Abstract: A circuit board (1) exhibits an average coefficient of thermal expansion (A) of the first insulating layer (21) in the direction along the substrate surface in a temperature range from 25 degrees C. to its glass transition point of equal to or higher than 3 ppm/degrees C. and equal to or lower than 30 ppm/degrees C. Further, an average coefficient of thermal expansion (B) of the second insulating layer (23) in the direction along the substrate surface in a temperature range from 25 degrees C. to its glass transition point is equivalent to an average coefficient of thermal expansion (C) of the third insulating layer (25) in the direction along the substrate surface in a temperature range from 25 degrees C. to its glass transition point. (B) and (C) are larger than (A), and a difference between (A) and (B) and a difference between (A) and (C) are equal to or higher than 5 ppm/degrees C. and equal to or lower than 35 ppm/degrees C.Type: GrantFiled: February 24, 2011Date of Patent: June 3, 2014Assignee: Sumitomo Bakelite Company, Ltd.Inventors: Masayoshi Kondo, Natsuki Makino, Daisuke Fujiwara, Yuka Ito
-
Patent number: 8742572Abstract: Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. An embodiment of one such method includes forming a plurality of through holes in a substrate with the through holes arranged in arrays, and attaching a plurality of singulated microelectronic dies to the substrate with an active side of the individual dies facing toward the substrate and with a plurality of terminals on the active side of the individual dies aligned with corresponding holes in the substrate. The singulated dies are attached to the substrate after forming the holes in the substrate.Type: GrantFiled: November 13, 2012Date of Patent: June 3, 2014Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 8735881Abstract: A sheet for forming a resin film for a chip, with which a semiconductor device is provided with a gettering function, is obtained without performing special treatment to a semiconductor wafer and the chip. The sheet has a release sheet, and a resin film-forming layer, which is formed on the releasing face of the release sheet, and the resin film-forming layer contains a binder polymer component, a curing component, and a gettering agent.Type: GrantFiled: January 24, 2014Date of Patent: May 27, 2014Assignee: LINTEC CorporationInventors: Tomonori Shinoda, Yoji Wakayama
-
Patent number: 8736078Abstract: A chip package includes a PCB, a connecting pad fixed on a surface of the PCB and a chip fixed on the connecting pad. The connecting pad includes a first metal film on its surface facing away from the PCB. The chip includes a second metal film formed on its surface opposite to the PCB. The first and the second metal are connected to each other via a eutectic manner.Type: GrantFiled: June 27, 2012Date of Patent: May 27, 2014Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Kai-Wen Wu
-
Patent number: 8736077Abstract: Disclosed herein is a semiconductor package substrate including a base substrate, a mounting member mounted on an upper portion of the base substrate, and an adhesive layer formed between the base substrate and the mounting member, wherein the adhesive layer includes a thermally conductive adhesive and a ductile adhesive formed at the outer circumference of the thermally conductive adhesive.Type: GrantFiled: November 30, 2011Date of Patent: May 27, 2014Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jong Man Kim, Young Hoon Kwak, Kyu Hwan Oh, Seog Moon Choi, Tae Hoon Kim
-
Patent number: 8735218Abstract: A method of producing an electronic module with at least one electronic component and one carrier. A structure is provided on the carrier so that the electronic component can take a desired target position relative to the structure. The structure is coated with a liquid meniscus suitable for receiving the electronic component. Multiple electronic components are provided at a delivery point for the electronic components. The carrier, with the structure, is moved nearby and opposite to the delivery point, where the delivery point delivers one of the electronic components without contact, while the structure on the carrier is moving near the delivery point, so that after a phase of free movement the electronic component at least partly touches the material, and the carrier, with the structure, is moved to a downstream processing point, while the electronic component aligns itself to the structure on the liquid meniscus.Type: GrantFiled: December 1, 2009Date of Patent: May 27, 2014Assignee: Muehlbauer AGInventors: Michael Max Mueller, Helfried Zabel, Hans-Peter Monser
-
Patent number: 8729714Abstract: An electronic package includes a flip-chip component having a first die coupled to a flip-chip substrate, second die stacked on the first die, an encapsulation compound formed around the first die and the second die, a set of through encapsulant vias (TEVs) providing a set of electrical connections from a first side of the electronic package to a second side of the electronic package through the encapsulation compound to the flip-chip substrate, and a redistribution layer electrically connecting a set of contacts on the second die to the set of TEVs on the first side of the electronic package.Type: GrantFiled: December 31, 2012Date of Patent: May 20, 2014Assignee: Intel Mobile Communications GmbHInventor: Thorsten Meyer
-
Patent number: 8728867Abstract: A manufacturing of a semiconductor device includes forming one of a layer with a first metal and the layer with a second metal on one of a semiconductor chip mounting area of a support plate and a back surface of the semiconductor chip; forming the other of the layer with the first metal and the layer with the second metal on an area corresponding to a part of the area, in which one of the layer with the first metal and the layer with the second metal, of the other one of the semiconductor chip mounting area and the back surface of the semiconductor chip; and forming a layer which includes an alloy with the first metal and the second metal after positioning the semiconductor chip in the semiconductor chip mounting area to bond the semiconductor chip with the semiconductor chip mounting area.Type: GrantFiled: January 23, 2012Date of Patent: May 20, 2014Assignee: Fujitsu LimitedInventors: Kozo Shimizu, Keishiro Okamoto, Nobuhiro Imaizumi, Tadahiro Imada, Keiji Watanabe
-
Publication number: 20140131898Abstract: Sintering die-attach materials provide a lead-free solution for semiconductor packages with superior electrical, thermal and mechanical performance to prior art alternatives. Wafer-applied sintering materials form a metallurgical bond to both semiconductor die and adherends as well as throughout the die-attach joint and do not remelt at the original process temperature. Application to either one or both sides of the wafer, as well as paste a film application are disclosed.Type: ApplicationFiled: May 30, 2013Publication date: May 15, 2014Inventors: Catherine Shearer, Michael C Matthews, Peter A Matturi, Eunsook Barber, Rick Weaver
-
Publication number: 20140131897Abstract: A flexible substrate may be provided having a first side and a second side. A device may be electrically coupled to the first side of the flexible substrate through one or more electrical connections. A warpage control device may be attached to the second side flexible substrate. The warpage control device may include an adhesive layer and a rigid layer. The warpage control device may be formed in an area of the second side of the flexible substrate that may be opposite the one or more electrical connections on the first side of the flexible substrate.Type: ApplicationFiled: March 1, 2013Publication date: May 15, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8723336Abstract: According to an embodiment, a semiconductor light emitting device includes a light emitting body including a semiconductor light emitting layer, a support substrate supporting the light emitting body, and a bonding layer provided between the light emitting body and the support substrate, the bonding layer bonding the light emitting body and the support substrate together. The device also includes a first barrier metal layer provided between the light emitting body and the bonding layer, and an electrode provided between the light emitting body and the first barrier metal layer. The first barrier layer includes a first layer made of nickel and a second layer made of a metal having a smaller linear expansion coefficient than nickel, and the first layer and the second layer are alternately disposed in a multiple-layer structure. The electrode is electrically connected to the light emitting body.Type: GrantFiled: May 15, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Yasuharu Sugawara
-
Publication number: 20140124962Abstract: A system may include a package defining a cavity and an integrated circuit (IC) disposed within the cavity. The package may include a first electrically conductive package contact and a second electrically conductive package contact. The IC may include a first electrically conductive IC contact and a second electrically conductive IC contact. The system also may include a wire bond extending between and electrically connecting the first electrically conductive package contact and the first electrically conductive IC contact. The system further may include an electrically conductive adhesive extending between and electrically connecting the second electrically conductive package contact and the second electrically conductive IC contact. Use of wire bonds and electrically conductive adhesive may increase an interconnect density between the IC and the package, while not requiring an increase in size of the IC or a decrease in pitch between wire bonds.Type: ApplicationFiled: November 8, 2012Publication date: May 8, 2014Applicant: Honeywell International Inc.Inventor: David Scheid
-
Publication number: 20140110866Abstract: A system and method for chip package fabrication is disclosed. The chip package includes a base re-distribution layer having an opening formed therein, an adhesive layer having a window formed therein free of adhesive material, and a die affixed to the base re-distribution layer by way of the adhesive layer, the die being aligned with the window such that only a perimeter of the die contacts the adhesive layer. A shield element is positioned between the base re-distribution layer and adhesive layer that is generally aligned with the opening formed in the base re-distribution layer and the window of the adhesive layer such that only a perimeter of the shield element is attached to the adhesive layer. The shield element is separated from the die by an air gap and is configured to be selectively removable from the adhesive layer so as to expose the front surface of the die.Type: ApplicationFiled: December 23, 2013Publication date: April 24, 2014Applicant: General Electric CompanyInventors: Paul Alan McConnelee, Kevin Matthew Durocher, Scott Smith, Laura A. Principe
-
Publication number: 20140110865Abstract: An optoelectronic component includes a first substrate on which are arranged an active region and a first contact region, and a first contact layer arranged in the first contact region. The second component includes a second substrate on which is arranged at least one second contact layer arranged in a second contact region. The first contact layer connects electrically conductively with the active region and additionally is bonded to the second contact layer by an adhesive layer. The adhesive layer includes an electrically conductive adhesive. The first contact layer and/or the second contact layer are patterned at least in part.Type: ApplicationFiled: August 1, 2011Publication date: April 24, 2014Applicant: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Kok Eng Ng, Bin Abdul Manaf Shahrol-Izzani
-
Patent number: 8704382Abstract: The present invention provides a film for flip chip type semiconductor back surface, which is to be formed on a back surface of a semiconductor element flip-chip connected on an adherend, the film including a wafer adhesion layer and a laser marking layer, in which the wafer adhesion layer has a light transmittance of 40% or more in terms of a light having a wavelength of 532 nm and the laser marking layer has a light transmittance of less than 40% in terms of a light having a wavelength of 532 nm.Type: GrantFiled: December 22, 2010Date of Patent: April 22, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura, Goji Shiga
-
Patent number: 8698184Abstract: A light emitting diode chip a support layer having a first face and a second face opposite the first face, a diode region on the first face of the support layer, and a bond pad on the second face of the support layer. The bond pad includes a gold-tin structure having a weight percentage of tin of 50% or more. The light emitting diode chip may include a plurality of active regions that are connected in electrical series on the light emitting diode chip.Type: GrantFiled: January 21, 2011Date of Patent: April 15, 2014Assignee: Cree, Inc.Inventors: Michael John Bergmann, Christopher D. Williams, Kevin Shawne Schneider, Kevin Haberern, Matthew Donofrio
-
Publication number: 20140097548Abstract: A semiconductor device connected using an anisotropic conductive adhesive composition, the anisotropic conductive adhesive composition including a thermosetting polymerization initiator; and tetrahydrofurfuryl (meth)acrylate or furfuryl (meth)acrylate, wherein the tetrahydrofurfuryl (meth)acrylate or furfuryl (meth)acrylate is present in the composition in an amount of 1 wt % to 25 wt %, based on the total weight of the composition in terms of solid content.Type: ApplicationFiled: October 9, 2013Publication date: April 10, 2014Inventors: Kyoung Hun SHIN, Do Hyun PARK, Hyun Joo SEO, Young Ju SHIN, Kyu Bong KIM, Woo Jun LIM
-
Publication number: 20140097463Abstract: An anisotropic conductive adhesive includes an epoxy adhesive containing an epoxy compound and a curing agent and conducive particles dispersed in the epoxy adhesive. When elastic moduluses at 35° C., 55° C., 95° C., and 150° C. of a cured product of the anisotropic conductive adhesive are denoted by EM35, EM55, EM95, and EM150, respectively, and change rates in the elastic modulus between 55° C. and 95° C. and between 95° C. and 150° C. are denoted by ?EM55-95 and ?EM95-150, respectively, the following expressions (1) to (5) are satisfied 700 Mpa?EM35?3000 MPa??(1) EM150<EM95<EM55<EM35??(2) ?EM55-95<?EM95-150??(3) 20%??EM55-95??(4) 40%??EM95-150??(5).Type: ApplicationFiled: December 12, 2013Publication date: April 10, 2014Applicant: Dexerials CorporationInventors: Hidetsugu NAMIKI, Shiyuki KANISAWA, Genki KATAYANAGI
-
Patent number: 8692390Abstract: A pyramid bump structure for electrically coupling to a bond pad on a carrier comprises a conductive block disposed at the bond pad and an oblique pyramid insulation layer covered at one side of the conductive block. The oblique pyramid insulation layer comprises a bottom portion and a top portion, and outer diameter of the oblique pyramid insulation layer is tapered from the bottom portion to the top portion. When the carrier is connected with a substrate and an anisotropic conductive film disposed at the substrate, the pyramid bump structure may rapidly embed into the anisotropic conductive film to raise the flow rate of the anisotropic conductive film. Further, a short phenomenon between adjacent bumps can be avoided to raise the yield rate of package process.Type: GrantFiled: February 18, 2011Date of Patent: April 8, 2014Assignee: Chipbond Technology CorporationInventors: Chih-Hung Wu, Lung-Hua Ho, Chih-Ming Kuo, Cheng-Hung Shih, Yie-Chuan Chiu
-
Patent number: 8692383Abstract: To achieve a reduction in cost of a semiconductor device, in a common board (a wiring board), a plurality of bonding leads each extend toward the center of the board, and a solder resist film as a die bonding region supporting a minimum chip is coated with a die bonding material. With this, even when a first semiconductor chip as a large chip is mounted, wire bonding can be performed without causing the die bonding material to cover the bonding leads. Thus, development cost can be reduced to reduce the cost of the semiconductor device (LGA).Type: GrantFiled: September 13, 2011Date of Patent: April 8, 2014Assignee: Renesas Electronics CoporationInventors: Soshi Kuroda, Kenya Hironaga, Hironori Matsushima, Masatoshi Yasunaga, Akira Yamazaki
-
Patent number: 8692389Abstract: The present invention provides a dicing tape-integrated film for semiconductor back surface, which includes: a dicing tape including a base material and a pressure-sensitive adhesive layer provided on the base material; and a film for flip chip type semiconductor back surface provided on the pressure-sensitive adhesive layer, in which a peel force (temperature: 23° C., peeling angle: 180°, tensile rate: 300 mm/min) between the pressure-sensitive adhesive layer of the dicing tape and the film for flip chip type semiconductor back surface is from 0.05 N/20 mm to 1.5 N/20 mm.Type: GrantFiled: December 22, 2010Date of Patent: April 8, 2014Assignee: Nitto Denko CorporationInventors: Naohide Takamoto, Takeshi Matsumura, Goji Shiga
-
Patent number: 8693210Abstract: A method of fabricating packaging for a product comprises forming a plurality of conductive tracks on a sheet of material and forming a physical barrier, such as a hole, for impeding fluid flow between adjacent conductive tracks. The method may further comprise depositing first and second regions conductive fluid onto adjacent first and second conductive tracks either side of the physical barrier and mounting an electronic device having first and second terminals such that the electronic device forms a bridge over the physical barrier and the first ands second terminals contact the first and second conductive adjacent tracks.Type: GrantFiled: October 17, 2008Date of Patent: April 8, 2014Assignee: Novalia Ltd.Inventor: Kate Stone
-
Patent number: 8691630Abstract: A method of manufacturing a semiconductor package structure is provided. A heat-conductive block is adhered to a portion of a second surface of a conductive substrate via a first adhesive layer. An opening is formed by performing a half-etching process on a first surface of the conductive substrate. The remaining conductive substrate is patterned to form leads and expose a portion of the heat-conductive block. Each lead has a first portion and a second portion. A thickness of the first portion is greater than a thickness of the second portion. A first lower surface of the first portion and a second lower surface of the second portion are coplanar. A chip is disposed on the exposed portion of the heat-conductive block and electrically connected to the second portions of the leads. A first bottom surface of the heat-conductive block and a second bottom surface of a molding compound are coplanar.Type: GrantFiled: October 9, 2012Date of Patent: April 8, 2014Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 8686556Abstract: A process for forming a heat sink on a semiconductor package at the wafer level stage of manufacture is disclosed. A semiconductor component wafer, prior to separation into separate component packages, is covered on one side with a resin metal foil layer. The resin foil layer is patterned by laser ablation to define the heat sink locations, and then a thermal paste is applied over the patterned layer. The thermal conductive paste is hardened to form the heat sinks. The wafer can then be separated into packages.Type: GrantFiled: October 4, 2012Date of Patent: April 1, 2014Assignee: FlipChip International, LLCInventors: David Clark, Theodore G. Tessier
-
Publication number: 20140084491Abstract: A method for manufacturing an electronic device, the method includes: applying an adhesive film on a package board; placing an electronic component on the package board with a bump therebetween; applying a first load to the electronic component while heating the electronic component to a first temperature higher than a reaction start temperature of the adhesive film and lower than a melting point of the bump; reducing the first load to a second load lower than the first load while maintaining the first temperature; and heating the electronic component to a second temperature higher than or equal to the melting point of the bump while maintaining the second load.Type: ApplicationFiled: June 20, 2013Publication date: March 27, 2014Inventors: Tetsuya TAKAHASHI, Yasuo MORIYA, Kimio NAKAMURA
-
Patent number: 8674521Abstract: A semiconductor device package is provided. The semiconductor device package includes a package body; a plurality of electrodes including a first electrode on the package body; a paste member on the first electrode and including inorganic fillers and metal powder; and a semiconductor device die-bonded on the paste member, wherein a die-bonding region of the first electrode includes a paste groove having a predetermined depth and the paste member is formed in the paste groove.Type: GrantFiled: June 15, 2012Date of Patent: March 18, 2014Assignee: LG Innotek Co., Ltd.Inventor: Choong Youl Kim
-
Patent number: 8674520Abstract: A method for manufacturing a semiconductor device includes placing a sheet containing a fibrous material having at least one outer surface having a metal on a semiconductor chip-mounting region of a substrate; forming a bonding layer containing a fusible metal on the semiconductor chip-mounting region; placing a semiconductor chip on the semiconductor chip-mounting region; and bonding the semiconductor chip to the semiconductor chip-mounting region with the fusible metal-containing bonding layer by heating.Type: GrantFiled: January 23, 2012Date of Patent: March 18, 2014Assignee: Fujitsu LimitedInventors: Nobuhiro Imaizumi, Keishiro Okamoto, Keiji Watanabe