Using Anti-reflective Coating (epo) Patents (Class 257/E21.029)
-
Patent number: 7888162Abstract: This application discloses a method of manufacturing a photoelectronic device comprising steps of providing a semiconductor stack layer, forming at least one metal adhesive on the semiconductor stack layer by a printing technology, forming an electrode by heating the metal adhesive to remove the solvent in the metal adhesive, wherein an ohmic contact is formed between the electrode and the semiconductor stack layer.Type: GrantFiled: July 29, 2009Date of Patent: February 15, 2011Assignee: Epistar CorporationInventors: Yu-Ling Chin, Li-Pin Jou, Yu-Chih Yang, Yu-Cheng Yang, Wei-Shou Chen, Cheng-Ta Kuo
-
Publication number: 20100304519Abstract: A method of fabricating solar cell chips. The method includes creating an integrated circuit chip process route for fabricating integrated circuit chips using integrated circuit wafers in an integrated circuit fabrication facility; creating a solar cell process route for fabricating solar cells using solar cell wafers in the integrated circuit fabrication facility; releasing integrated circuit chip wafers and solar cell wafers into tool queues of tools of the an integrated circuit fabrication facility; and processing the solar cell wafers on at least some tools of the integrated circuit fabrication facility used to process the integrated circuit wafers. Also the process used to fabricate the solar cell chips.Type: ApplicationFiled: August 3, 2010Publication date: December 2, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hans-Juergen Eickelmann, Michael Haag, Harold J. Hovel, Rainer Klaus Krause, Markus Schmidt, Xiaoyan Shao, Steven Erik Steen
-
Patent number: 7842606Abstract: Disclosed herein are a method of depositing a thin film and a method of manufacturing a semiconductor using the same, having high selectivity by increasing etching resistance while an extinction coefficient associated with anti-reflectivity is maintained low. The method of depositing a thin film according to the invention includes (a) depositing an carbon anti-reflective film on the bottom film of a substrate; and (b) adding a compound containing nitrogen (N), fluorine (F) or silicon (Si) to the surface or the inner portion of the carbon anti-reflective film, to deposit a thin film of a-C:N, a-C:F or a-C:Si, having high selectivity, to a thickness from 1 to 100 nm using an atomic layer deposition process. Therefore, an ultrathin film having etching resistance is formed on or in the carbon anti-reflective film and the density and compressive stress of the carbon anti-reflective film are increased, thus increasing etching selectivity.Type: GrantFiled: November 28, 2005Date of Patent: November 30, 2010Assignee: Integrated Process Systems LtdInventors: Ki Hoon Lee, Young Hoon Park, Sahng Kyoo Lee, Tae Wook Seo, Ho Seung Chang
-
Publication number: 20100276807Abstract: A method of fabricating metal film stacks is described that reduces or eliminates adverse effects of photolithographic misalignments. A bottom critical dimension is increased by removal of a bottom titanium nitride barrier.Type: ApplicationFiled: May 4, 2009Publication date: November 4, 2010Inventors: Han-Hui Hsu, Ta-Hung Yang, Shih-Ping Hong, Ming-Tsung Wu, An-Chi Wei, Ching-Hsiung Li, Kuo-Liang Wei
-
Patent number: 7816253Abstract: When an interconnect structure is built on porous ultra low k (ULK) material, the bottom of the trench and/or via is usually damaged by a following metallization process which may be suitable for dense higher dielectric materials. Embodiment of the present invention may provide a method of forming an interconnect structure on an inter-layer dielectric (ILD) material. The method includes steps of treating an exposed area of said ILD material to create a densified area, and metallizing said densified area.Type: GrantFiled: March 23, 2006Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Shyng-Tsong Chen, Qinghuang Lin, Kelly Malone, Sanjay Mehta, Terry A. Spooner, Chih-Chao Yang
-
Patent number: 7807497Abstract: Example embodiments may provide phase-change material layers and a method of forming a phase-change material layer and devices using the same by generating a plasma including helium and/or argon in a reaction chamber, forming a first material layer on the object by introducing a first source gas including a first material, forming a first composite material layer on the object by introducing a second source gas including a second material into the reaction chamber, forming a third material layer on the first composite material layer by introducing a third source gas including a third material, and forming a second composite material layer on the first composite material layer by introducing a fourth source gas including a fourth material. Example embodiment phase-change material layers including carbon may be more easily and/or quickly formed at lower temperatures under the helium/argon plasma environment by providing the source gases for various feeding times.Type: GrantFiled: July 12, 2007Date of Patent: October 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-II Lee, Sung-Lae Cho, Young-Lim Park, Hye-Young Park
-
Patent number: 7803655Abstract: Briefly, in accordance with an embodiment of the invention, a method to manufacture a phase change memory is provided. The method may include forming a first electrode contacting the sidewall surface and the bottom surface of the phase change material. The method may further include forming a second electrode contacting the top surface of the phase change material.Type: GrantFiled: November 7, 2007Date of Patent: September 28, 2010Assignee: Ovonyx, Inc.Inventors: Brian G. Johnson, Charles H. Dennison
-
Patent number: 7781344Abstract: A method of manufacturing a semiconductor device according to the invention is an effective technique for ensuring a sufficient process margin and enabling the formation of a fine pattern in a peripheral circuit region. The method includes forming an anti-reflective layer with a varying thickness in a peripheral circuit region and a cell region, and then over-etching the anti-reflective layer in the peripheral circuit region. The method is capable of improving the data processing speed of a semiconductor device and therefore increases the device efficiency.Type: GrantFiled: June 29, 2007Date of Patent: August 24, 2010Assignee: Hynix Semiconductor Inc.Inventor: Sa Ro Han Park
-
Patent number: 7781345Abstract: In a method of manufacturing an imprint substrate, a concave pattern, which is recessed, is formed on a top surface of the mold substrate. A light blocking layer is formed on the concave pattern and the top surface of the mold substrate. After bonding an adhesive substrate to the mold substrate such that the adhesive substrate faces the mold substrate, the adhesive substrate is separated from the mold substrate, so that the light blocking layer on the top surface is removed from the mold substrate. An imprint substrate having the light blocking layer only on the concave pattern is formed.Type: GrantFiled: October 29, 2008Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Pil-Soon Hong
-
Patent number: 7718081Abstract: A method of etching a substrate is provided. The method of etching a substrate includes transferring a pattern into the substrate using a double patterned amorphous carbon layer on the substrate as a hardmask. Optionally, a non-carbon based layer is deposited on the amorphous carbon layer as a capping layer before the pattern is transferred into the substrate.Type: GrantFiled: June 2, 2006Date of Patent: May 18, 2010Assignee: Applied Materials, Inc.Inventors: Wei Liu, Jim Zhongyi He, Sang H. Ahn, Meihua Shen, Hichem M'Saad, Wendy H. Yeh, Christopher D. Bencher
-
Patent number: 7683487Abstract: A structure applied to a photolithographic process is provided. The structure includes at least a film layer, an optical isolation layer, an anti-reflection coating and a photoresist layer sequentially formed over a substrate. In the photolithographic process, the optical isolation layer stops light from penetrating down to the film layer. Since the optical isolation layer is set up underneath the photoresist layer, light emitted from a light source during photo-exposure is prevented from reflecting from the substrate surface after passing through the film layer. Thus, the critical dimensions of the photolithographic process are unaffected by any change in the thickness of the film layer.Type: GrantFiled: January 19, 2006Date of Patent: March 23, 2010Assignee: Macronix International Co., Ltd.Inventors: Shun-Li Lin, Yun-Chu Lin, Wen-Chung Chang, Ching-Yi Lee
-
Patent number: 7662711Abstract: A method of forming a dual damascene pattern for a metal interconnection by a relatively simple process. Only a portion of an interlayer insulating film is initially etched when forming a via hole. When the interlayer insulating is etched to form a trench, the remaining portion of the via hole may be etched simultaneously.Type: GrantFiled: May 23, 2007Date of Patent: February 16, 2010Assignee: Dongbu HiTek Co., Ltd.Inventors: Sang-Il Hwang, Hyun Ju Lim
-
Patent number: 7655562Abstract: A method of manufacturing a semiconductor device is disclosed. In the method of manufacturing the semiconductor device, a first insulating layer is formed on a semiconductor substrate. A metal line layer and an etch-stop layer are formed over the first insulating layer. The etch-stop layer and the metal line layer are patterned to form a metal line. A second insulating layer is formed on the first insulating layer and the etch-stop layer. A first etch process for etching part of the second insulating layer is performed by using a first etch gas so that the etch-stop layer is exposed. A second etch process for removing the etch-stop layer is performed by using a second etch gas so that the metal line is exposed.Type: GrantFiled: May 4, 2007Date of Patent: February 2, 2010Assignee: Hynix Semiconductor Inc.Inventor: Min Chul Gil
-
Patent number: 7626238Abstract: In one aspect, the invention includes a semiconductor processing method. An antireflective material layer is formed over a substrate. At least a portion of the antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. The layer of photoresist is patterned. A portion of the antireflective material layer unmasked by the patterned layer of photoresist is removed. In another aspect, the invention includes the following semiconductor processing. An antireflective material layer is formed over a substrate. The antireflective material layer is annealed at a temperature of greater than about 400° C. A layer of photoresist is formed over the annealed antireflective material layer. Portions of the layer of photoresist are exposed to radiation waves. Some of the radiation waves are absorbed by the antireflective material during the exposing.Type: GrantFiled: August 31, 2005Date of Patent: December 1, 2009Assignee: Micron Technology, Inc.Inventors: Richard Holscher, Zhiping Yin, Tom Glass
-
Patent number: 7605439Abstract: The invention includes new organic-containing compositions that can function as an antireflective layer for an overcoated photoresist. Compositions of the invention also can serve effectively as a hard mask layer by exhibiting a sufficient plasma etch selectivity from an undercoated layer. Preferred compositions of the invention have a high Si content and comprise a blend of distinct resins.Type: GrantFiled: August 29, 2006Date of Patent: October 20, 2009Assignee: Rohm and Haas Electronic Materials LLCInventors: Dana A. Gronbeck, Amy M. Kwok, Chi Q. Truong, Michael K. Gallagher, Anthony Zampini
-
Patent number: 7602003Abstract: A semiconductor device structure is described, including a MOS transistor, a silicon-rich silicon nitride layer having a refractive index of about 2.00-2.30, and a dielectric layer. The silicon-rich silicon nitride layer is disposed between the MOS transistor and the dielectric layer, and covers the source/drain region, the spacer and the gate conductor of the MOS transistor.Type: GrantFiled: April 27, 2005Date of Patent: October 13, 2009Assignee: United Microelectronics Corp.Inventors: Min-Hsian Chen, Ching-Hsing Hsieh
-
Patent number: 7589015Abstract: Techniques are disclosed for fabricating a device using a photolithographic process. The method includes providing a first anti-reflective coating over a surface of a substrate. A layer which is transparent to a wavelength of light used during the photolithographic process is provided over the first anti-reflective coating, and a photosensitive material is provided above the transparent layer. The photosensitive material is exposed to a source of radiation including the wavelength of light. Preferably, the first anti-reflective coating extends beneath substantially the entire transparent layer. The complex refractive index of the first anti-reflective coating can be selected to maximize the absorption at the first anti-reflective coating to reduce notching of the photosensitive material.Type: GrantFiled: January 26, 2007Date of Patent: September 15, 2009Assignee: Micron Technology, IncInventors: Gurtej S. Sandhu, Zhiping Yin
-
Patent number: 7579250Abstract: A semiconductor device structure is described, including a MOS transistor, a silicon-rich silicon nitride layer having a refractive index of about 2.00-2.30, and a dielectric layer. The silicon-rich silicon nitride layer is disposed between the MOS transistor and the dielectric layer, and covers the source/drain region, the spacer and the gate conductor of the MOS transistor.Type: GrantFiled: July 30, 2007Date of Patent: August 25, 2009Assignee: United Microelectronics Corp.Inventors: Min-Hsian Chen, Ching-Hsing Hsieh
-
Patent number: 7557025Abstract: A method of etching a dielectric layer by a conductive mask includes providing the dielectric layer on a substrate, forming a pattern conductive mask on the dielectric layer, the pattern conductive mask contacting with the substrate, processing a dry etching on the dielectric layer by the pattern conductive mask. Because the conductive mask disperses a lot of electric charges, the electric charges are not able to be stored on the dry etched dielectric layer, and the multilevel interconnects and the elements under the dielectric layer will not burst.Type: GrantFiled: November 4, 2005Date of Patent: July 7, 2009Assignee: United Microelectronics Corp.Inventor: Hui-Shen Shih
-
Patent number: 7541286Abstract: A semiconductor device manufacturing method using a KrF light source is disclosed. Embodiments relate to a method for manufacturing a semiconductor device including forming an oxide film over a semiconductor substrate. A gate conductor may be formed over the oxide film. An antireflective film may be formed over the gate conductor. A photoresist film may be formed over the antireflective film. The photoresist film may be photo-etched, thereby forming a first photoresist film pattern having a first line width. The antireflective film may be etched, using the first photoresist film pattern as a mask, thereby forming an antireflective film pattern. The first photoresist film pattern may be simultaneously laterally etched, thereby forming a second photoresist film pattern having a second line width corresponding to a final design value for the gate conductor.Type: GrantFiled: August 29, 2007Date of Patent: June 2, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Chang-Myung Lee
-
Patent number: 7538040Abstract: A method for patterning CNTs on a wafer wherein a CNT layer is provided on a substrate, a hard mask film is deposited on the CNT layer, a BARC layer (optional) is coated on the hard mask film, and a resist is patterned on the BARC layer (or directly on the hard mask film if the BARC layer is not included). Then, the resist pattern is effectively transferred to the hard mask film by etching the BARC layer (if provided) and etching partly into, but not entirely through, the hard mask film (i.e., etching is stopped before reaching the CNT layer) Then, the resist and the BARC layer (if provided) is stripped, and the hard mask pattern is effectively transferred to the CNTs by etching away (preferably by using Cl, F plasma) the portions of the hard mask which have been already partially etched away.Type: GrantFiled: December 8, 2005Date of Patent: May 26, 2009Assignee: Nantero, Inc.Inventors: Shiqun Gu, Peter G. McGrath, James Elmer, Richard J. Carter, Thomas Rueckes
-
Patent number: 7538404Abstract: An optical semiconductor device includes a first light receiving region and a second light receiving region provided on a substrate and the first and second light receiving regions include light receiving elements, respectively. A first anti-reflection film is formed in the first light receiving region of the substrate and a second anti-reflection film is formed in the second light receiving region of the substrate. The reflectance of the first anti-reflection film for a first wavelength range of light is lower than the reflectance of the second anti-reflection film for the first wavelength range of light and the reflectance of the second anti-reflection film for a second wavelength range of light which is different from the first wavelength range of light is lower than the reflectance of the first anti-reflection film for the second wavelength range of light.Type: GrantFiled: July 20, 2006Date of Patent: May 26, 2009Assignee: Panasonic CorporationInventors: Tsutomu Miyajima, Takaki Iwai, Hisatada Yasukawa
-
Publication number: 20090117683Abstract: In accordance with the present invention, a method for manufacturing a single-crystal substrate comprising the steps of: preparing a square-shaped frame; pouring polycrystalline molten silicon into the prepared frame; cooling and crystallizing the molten silicon; and forming the single-crystal silicon substrate by transferring a heating element from one corner of the frame to another corner opposite the corner, thus simplifying the entire manufacturing process of the single-crystal substrate and reducing the material cost.Type: ApplicationFiled: May 30, 2008Publication date: May 7, 2009Inventor: Hyung Dong Kang
-
Patent number: 7524773Abstract: The present invention is to provide an anti-reflective substrate, and the manufacturing method of the substrate. The method comprises the steps of: (a) providing a substrate; (b) depositing an amorphous silicon layer on the substrate; and (c) etching the amorphous silicon layer and the substrate by chemical etching in solutions, and the amorphous silicon layer is removed by the solutions. The effective reflectance of the anti-reflective substrate produced from the method of the present invention can be lower than 1%, and the absorption rate of the anti-reflective substrate is preferably from 70% to 90% in a wavelength range of 300 nm-900 nm.Type: GrantFiled: March 28, 2006Date of Patent: April 28, 2009Assignees: Tatung Company, Tatung UniversityInventors: Chiung-Wei Lin, Chein-Fu Teng, Yi-Liang Chen
-
Patent number: 7501307Abstract: In a semiconductor memory device and a method of fabricating the same, a semiconductor memory device having a transistor and a data storing portion includes a heating portion interposed between the transistor and the data storing portion and a metal interconnection layer connected to the data storing portion, wherein the data storing portion includes a chalcogenide material layer, which undergoes a phase change due to a heating of the heating portion, for storing data therein.Type: GrantFiled: January 9, 2007Date of Patent: March 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Young-soo Park, Won-tae Lee
-
Patent number: 7485573Abstract: A lithographic structure consisting essentially of: an organic antireflective material disposed on a substrate; a vapor-deposited RCHX material, wherein R is one or more elements selected from the group consisting of Si, Ge, B, Sn, Fe and Ti, and wherein X is not present or is one or more elements selected from the group consisting of O, N, S and F; and a photoresist material disposed on the RCHX material. The invention is also directed to methods of making the lithographic structure, and using the structure to pattern a substrate.Type: GrantFiled: February 17, 2006Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Marie Angelopoulos, Katherina E. Babich, Sean D. Burns, Richard A. Conti, Allen H. Gabor, Scott D. Halle, Arpan P. Mahorowala, Dirk Pfeiffer
-
Patent number: 7452795Abstract: When a via-hole 26 and an interconnection trench 32 are formed in an interconnection films 16, 18 by using as a mask a hard mask 20 covering the region except via-hole forming region, and a hard mask 22 covering the region except an interconnection trench forming region, the hard mask 20 is isotropically etched to expose the upper surface of the inter-layer insulating film 18 at a periphery of the via-hole forming region and leave the hard mask 20 in the interconnection trench forming region except the periphery, and then the hard mask 20 and the insulating films 18, 16 are anisotropically etched, whereby the via-hole 26 having increased-width portion 34 at the upper part, and the interconnection trench 32 connected to the via-hole 26 at the increased-width portions 26 are formed.Type: GrantFiled: August 18, 2005Date of Patent: November 18, 2008Assignee: Fujitsu LimitedInventor: Yoshihisa Iba
-
Patent number: 7442606Abstract: A method of manufacturing a semiconductor device includes providing a semiconductor substrate in which a floating gate pattern is formed. A dielectric layer, a conductive layer for a control gate, a tungsten silicide layer, a first silicon oxynitride layer, a hard mask layer, a second silicon oxynitride layer and an Organic Bottom Anti-Reflective Coating (BARC) layer are formed over the semiconductor substrate including the floating gate pattern. The BARC layer, the second silicon oxynitride layer, the hard mask layer and the first silicon oxynitride layer are removed. The tungsten silicide layer and the conductive layer for the control gate are removed. The dielectric layer is removed to form spacers on sides of the floating gate. The floating gate is then removed.Type: GrantFiled: June 29, 2007Date of Patent: October 28, 2008Assignee: Hynix Semiconductor Inc.Inventor: In No Lee
-
Patent number: 7416992Abstract: By using a non-metallic hard mask for patterning low-k dielectric materials of advanced semiconductor devices, an enhanced degree of etch fidelity is obtained. The present invention may readily be applied to via first-trench last, trench first-via last schemes.Type: GrantFiled: November 28, 2005Date of Patent: August 26, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Matthias Lehr, Peter Huebler, Christian Zistl
-
Patent number: 7390738Abstract: Techniques are disclosed for fabricating a device using a photolithographic process. The method includes providing a first anti-reflective coating over a surface of a substrate. A layer which is transparent to a wavelength of light used during the photolithographic process is provided over the first anti-reflective coating, and a photosensitive material is provided above the transparent layer. The photosensitive material is exposed to a source of radiation including the wavelength of light. Preferably, the first anti-reflective coating extends beneath substantially the entire transparent layer. The complex refractive index of the first anti-reflective coating can be selected to maximize the absorption at the first anti-reflective coating to reduce nothing of the photosensitive material.Type: GrantFiled: May 1, 2006Date of Patent: June 24, 2008Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Zhiping Yin
-
Publication number: 20080124942Abstract: A bi-layer anti-reflective coating for use in photolithographic applications, and specifically, for use in ultraviolet photolithographic processes. The bi-layered anti-reflective coating is used to minimize pattern distortion due to reflections from neighboring features in the construction of microcircuits. The bi-layer anti-reflection coating features a first layer, an absorption layer, disposed on a second layer, a dielectric layer, which is then disposed between a substrate and a photoresist layer. The dielectric/absorption layer comprises one combination selected from Ta/Al2O3, Ta/SiO2, Ta/TiO2, Ta/Ta2O5, Ta/Cr2O3, Ta/Si3N4, Ti/Al2O3, Ti/SiO2, Ti/TiO2, Ti/Ta2O5, Ti/Cr2O3, Ti/Si3N4, Cr/Al2O3, Cr/SiO2, Cr/TiO2, Cr/Ta2O5, Cr/Cr2O3, Cr/Si3N4, Al/Al2O3, Al/TiO2, Al/Ta2O5, Al/Cr2O3, Al/Si3N4, Ni/Al2O3, Ni/SiO2, Ni/TiO2, Ni/Ta2O5, Ni/Cr2O3, Ni/Si3N4, Ir/Al2O3, Ir/SiO2, Ir/TiO2, Ir/Ta2O5, Ir/Cr2O3, and Ir/Si3N4. At least the absorption and dielectric layers can be formed using vacuum deposition.Type: ApplicationFiled: January 24, 2008Publication date: May 29, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Bernard Kruger, Clinton David Snyder, Patrick Rush Webb, Howard Gordon Zolla
-
Patent number: 7368331Abstract: A thin-film transistor, a thin-film transistor sheet, an electric circuit, and a manufacturing method thereof are disclosed, the method comprising the steps of forming a semiconductor layer by providing a semiconductive material on a substrate, b) forming an isolating area, which is electrode material-repellent, by providing an electrode material-repellent material on the substrate, and c) forming a source electrode on one end of the insulating area and a drain electrode on the other end of the insulating area, by providing an electrode material.Type: GrantFiled: December 19, 2003Date of Patent: May 6, 2008Assignee: Konica Minolta Holdings, Inc.Inventor: Katsura Hirai
-
Patent number: 7365408Abstract: A bi-layer anti-reflective coating for use in photolithographic applications, and specifically, for use in ultraviolet photolithographic processes. The bi-layered anti-reflective coating is used to minimize pattern distortion due to reflections from neighboring features in the construction of microcircuits. The bi-layer anti-reflection coating features a first layer, an absorption layer, disposed on a second layer, a dielectric layer, which is then disposed between a substrate and a photoresist layer. The dielectric/absorption layer comprises one combination selected from Ta/Al2O3, Ta/SiO2, Ta/TiO2, Ta/Ta2O5, Ta/Cr2O3, Ta/Si3N4, Ti/Al2O3, Ti/SiO2, Ti/TiO2, Ti/Ta2O5, Ti/Cr2O3, Ti/Si3N4, Cr/Al2O3, Cr/SiO2, Cr/TiO2, Cr/Ta2O5, Cr/Cr2O3, Cr/Si3N4, Al/Al2O3, Al/TiO2, Al/Ta2O5, Al/Cr2O3, Al/Si3N4, Ni/Al2O3, Ni/SiO2, Ni/TiO2, Ni/Ta2O5, Ni/Cr2O3, Ni/Si3N4, Ir/Al2O3, Ir/SiO2, Ir/TiO2, Ir/Ta2O5, Ir/Cr2O3, and Ir/Si3N4. At least the absorption and dielectric layers can be formed using vacuum deposition.Type: GrantFiled: April 30, 2002Date of Patent: April 29, 2008Assignee: International Business Machines CorporationInventors: James Bernard Kruger, Clint David Snyder, Patrick Rush Webb, Howard Gordon Zolla
-
Patent number: 7344990Abstract: A method of manufacturing micro-structure elements by utilizing molding glass includes the steps of forming a mold having a micro-structure pattern thereon by using an electroforming process, making a copy of the micro-structuring pattern on a glass structure by using glass molding technology, and filling clothing material on the glass substrate to form a micro-structure element with less complex and cost, thereby being suitable for mass production.Type: GrantFiled: March 18, 2005Date of Patent: March 18, 2008Assignee: Industrial Technology Research InstituteInventors: Huang-Chen Guo, Pong Lai, Ying-Tsung Lu, Wann-Diing Tyan, Hsiu-Hsiang Chen, Rung-Ywan Tsai, Chang-Sheng Chu, Jyh-Long Chern
-
Patent number: 7345002Abstract: A method for the duplication of microscopic patterns from a master to a substrate is disclosed, in which a replica of a topographic structure on a master is formed and transferred when needed onto a receiving substrate using one of a variety of printing or imprint techniques, and then dissolved. Additional processing steps can also be carried out using the replica before transfer, including the formation of nanostructures, microdevices, or portions thereof. These structures are then also transferred onto the substrate when the replica is transferred, and remain on the substrate when the replica is dissolved. This is a technique that can be applied as a complementary process or a replacement for various lithographic processing steps in the fabrication of integrated circuits and other microdevices.Type: GrantFiled: October 27, 2004Date of Patent: March 18, 2008Assignee: The Board of Trustees of the Leland Stanford Junior UniversityInventor: Charles Daniel Schaper
-
Method for preventing the formation of a void in a bottom anti-reflective coating filling a via hole
Patent number: 7335585Abstract: A method for manufacturing a semiconductor device which, on performing a via first Dual Damascene process, inhibits or prevents the formation of a void in a bottom anti-reflective coating filling a via hole. The method typically includes the steps of forming a bottom anti-reflective coating (BARC) in a via hole in an interlayer dielectric on a semiconductor substrate sufficiently to fill the via hole; disposing an acid diffusion material on the BARC; forming a cross-link layer between the BARC and the acid diffusion material; removing the remaining acid diffusion material; and etching the cross-link layer, the BARC and the interlayer dielectric to form a trench extending from an upper portion of the via hole.Type: GrantFiled: October 20, 2004Date of Patent: February 26, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Yong Jun Choi -
Patent number: 7326646Abstract: The present invention provides a nitrogen-free ARC layer, which is formed on the basis of silane and carbon dioxide by PECVD in a nitrogen-free deposition atmosphere. The optical characteristics may be tuned in a wide range, wherein, in particular, a back reflection into the resist is maintained at 3% or less. The ARC layer is well suited for 193 nm lithography.Type: GrantFiled: January 13, 2005Date of Patent: February 5, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Hartmut Ruelke, Katja Huy, Sven Muehle
-
Patent number: 7314824Abstract: The present invention provides a nitrogen-free ARC/capping layer in a low-k layer stack, which, in particular embodiments, is comprised of carbon-containing silicon dioxide, wherein the optical characteristics are tuned to conform to the 193 nm lithography. Moreover, the ARC/capping layer is directly formed on the low-k material, thereby also preserving the integrity thereof during an etch and chemical mechanical polishing process.Type: GrantFiled: April 22, 2005Date of Patent: January 1, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Sven Muehle, Hartmut Ruelke
-
Patent number: 7314813Abstract: A method is provided for forming a semiconductor device that reduces metal-stress-induced photo misalignment by incorporating a multi-layered anti-reflective coating over a metal layer. The method includes providing a substrate with a conductive layer formed over the substrate, depositing a multi-layered anti-reflective coating (including alternating layers of titanium and titanium nitride), defining a plurality of conductive lines in connection with a first etching step, depositing a dielectric layer, and defining at least one via in connection with a second etching step.Type: GrantFiled: October 29, 2004Date of Patent: January 1, 2008Assignee: Macronix International Co., Ltd.Inventors: Chin-Ta Su, Jerry Lai, Yu-Lin Yen
-
Publication number: 20070284635Abstract: A nitrogenated carbon electrode suitable for use in a chalcogenide device and method of making the same are described. The electrode comprises nitrogenated carbon and is in electrical communication with a chalcogenide material. The nitrogenated carbon material may be produced by combining nitrogen and vaporized carbon in a physical vapor deposition process.Type: ApplicationFiled: June 7, 2006Publication date: December 13, 2007Inventor: Jeffrey P. Fournier
-
Publication number: 20070259457Abstract: In accordance with the invention, there is a semiconductor device comprising optical enhancement medium and there are methods of end point detection in an etching process and also in a planarization process using an optical enhancement medium such as an anti-reflective coating. The method can include forming a semiconductor structure having at least one trench in a first layer, forming a layer of anti-reflective coating over the first layer, depositing a second layer of material over the anti-reflective layer, and etching the second layer and the anti-reflective layer. The method can also include monitoring an optical signal from the etching process and stopping the etching process at a predetermined time after observing the optical signal from a plasma enhanced optical excitation of the anti-reflective coating and thereby detecting an endpoint of the etching process.Type: ApplicationFiled: May 4, 2006Publication date: November 8, 2007Inventor: Anthony DiCarlo
-
Patent number: 7291552Abstract: A method including introducing a dielectric layer over a substrate between an interconnection line and the substrate, the dielectric layer comprising a plurality of alternating material layers; and patterning an interconnection to the substrate. An apparatus comprising a substrate comprising a plurality of devices formed thereon; and an interlayer dielectric layer comprising a base layer and a cap layer, the cap layer comprising a plurality of alternating material layers overlying the substrate.Type: GrantFiled: December 13, 2005Date of Patent: November 6, 2007Assignee: Intel CorporationInventors: Sanjay S. Natarajan, Sean W. King, Khaled A. Elamrawi
-
Patent number: 7265021Abstract: Aspects of the invention can provide an alignment method that is preferably applicable when manufacturing equipments by liquid-phase processing. The alignment method in a device manufacturing process can include forming of a functional film on a substrate by liquid-phase processing, forming an alignment mark on the substrate on which the functional film is formed so as to make a pattern of the alignment mark appear on a film that is formed after forming the functional film, and aligning the film that is formed after forming the functional film by using the alignment mark.Type: GrantFiled: December 21, 2004Date of Patent: September 4, 2007Assignee: Seiko Epson CorporationInventors: Ichio Yudasaka, Hideki Tanaka
-
Patent number: 7235479Abstract: A method of fabricating a semiconductor device. The method comprises creating a via in a dielectric layer that is formed on a substrate, filling the via, and optionally, the surface of the dielectric layer with a sacrificial material, patterning a first photoresist layer on the sacrificial material to define a trench for the semiconductor device, removing the first photoresist layer without affecting the sacrificial material, repatterning a second photoresist layer on the sacrificial material to define the trench for the semiconductor device, forming the trench, and removing the second photoresist layer and the sacrificial material completely after the trench is formed.Type: GrantFiled: August 26, 2004Date of Patent: June 26, 2007Assignee: Applied Materials, Inc.Inventor: Steven Verhaverbeke
-
Patent number: 7172964Abstract: A method comprises forming a low-dielectric constant (low-k) layer over a semiconductor substrate, forming an anti-reflective layer over the low-k layer, forming at least one opening in the anti-reflective layer and in the low-k layer, forming a nitrogen-free liner in the at least one opening, and forming at least one recess through the nitrogen-free liner, the anti-reflective layer, and at least partially into the low-k layer, the at least one recess is disposed over the at least one opening.Type: GrantFiled: July 14, 2004Date of Patent: February 6, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung Chi Ko, Syun Ming Jang
-
Patent number: 7163879Abstract: A transistor gate structure that is free from notches is formed by using a hard mask. The hard mask has a bilayer structure of a BARC (bottom antireflective coating) over a silicon dioxide layer. A photoresist layer is formed over a portion corresponding to the gates. A first etch forms the gate structure. Following removal of the photoresist, a second etch completely removes the BARC. The silicon dioxide layer can be removed by a subsequent wet etch with HF.Type: GrantFiled: May 30, 2002Date of Patent: January 16, 2007Assignee: Sharp Kabushiki KaishaInventor: Koji Tamura
-
Publication number: 20060202298Abstract: A device made through a fabrication method is disclosed. In one embodiment, the method includes a dry etch plasma process that utilizes CO2 to etch a layer. Furthermore, the dry etch plasma process may utilize CO2 in combination with NH3, H2, Ar, N2, He, or other inert gases during the etching process. In another embodiment, the CO2 dry etch plasma process etches an anti-reflectant coating layer while enabling greater selectivity and control with regard to underlying layers.Type: ApplicationFiled: May 17, 2006Publication date: September 14, 2006Inventor: Karen Signorini
-
Patent number: 6727566Abstract: With objectives of providing with a transparent board with conductive multi-layer antireflection thin films, under condition of high transmissivity not only on a glass substrate but also on a non-glass transparent substrate with property of demanded electrical resistance at the most exterior surface, this invention laminates at least three layers of thin films on a transparent substrate, in which the transparent dielectric 1st-layer thin film on the substrate that has a higher refractive index than the substrate has, the transparent dielectric 2nd-layer thin film next to the 1st layer that has a lower refractive index than the substrate has, and the most exterior transparent conductive transparent thin film that includes weight percentage no less than 20% of SnO2.Type: GrantFiled: October 10, 2002Date of Patent: April 27, 2004Assignees: Matsushita Electric Industrial Co., Ltd., Nidek Co., Ltd.Inventors: Toshiharu Fukui, Akira Nakanishi, Hiroshi Moroi, Jun Katsuragawa