Schottky Diode (epo) Patents (Class 257/E21.359)
-
Publication number: 20110220918Abstract: A high-performance semiconductor device capable of suppressing a leak current with little electric field concentration, reducing an invalid region in a PN junction region, securing a sufficient area for a Schottky junction region, and achieving efficient and easy manufacturing, in which, in one surface of a semiconductor substrate (1) having a first conduction type made of SiC, a PN junction region (7a) and a Schottky junction region (7b) are provided, in the PN junction region (7a), a convex portion (2a) which has a trapezoidal shape in sectional view and includes a second conduction type layer (2) provided on the semiconductor substrate (1) and a contact layer (3) which is in ohmic contact with the second conduction type layer (2) of the convex portion (2a) are provided, and Schottky electrode (4) covers the side surface of the convex portion (2a) and the contact layer (3), and is provided continuously over the PN junction region (7a) and the Schottky junction region (7b).Type: ApplicationFiled: October 23, 2009Publication date: September 15, 2011Applicant: SHOWA DENKO K.K.Inventor: Akihiko Sugai
-
Patent number: 8017494Abstract: A process for the fabrication of a MOSgated device that includes a plurality of spaced trenches in the termination region thereof.Type: GrantFiled: January 25, 2008Date of Patent: September 13, 2011Assignee: International Rectifier CorporationInventor: Ling Ma
-
Publication number: 20110204383Abstract: A SiC semiconductor device having a Schottky barrier diode includes: a substrate made of SiC and having a first conductive type, wherein the substrate includes a main surface and a rear surface; a drift layer made of SiC and having the first conductive type, wherein the drift layer is disposed on the main surface of the substrate and has an impurity concentration lower than the substrate; a Schottky electrode disposed on the drift layer and has a Schottky contact with a surface of the drift layer; and an ohmic electrode disposed on the rear surface of the substrate. The Schottky electrode directly contacts the drift layer in such a manner that a lattice of the Schottky electrode is matched with a lattice of the drift layer.Type: ApplicationFiled: February 21, 2011Publication date: August 25, 2011Applicants: DENSO CORPORATION, TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takeo YAMAMOTO, Takeshi Endo, Jun Morimoto, Hirokazu Fujiwara, Yukihiko Watanabe, Takashi Katsuno, Tsuyoshi Ishikawa
-
Publication number: 20110193062Abstract: Methods by which the growth of a nanostructure may be precisely controlled by an electrical current are described here. In one embodiment, an interior nanostructure is grown to a predetermined geometry inside another nanostructure, which serves as a reaction chamber. The growth is effected by a catalytic agent loaded with feedstock for the interior nanostructure. Another embodiment allows a preexisting marginal quality nanostructure to be zone refined into a higher-quality nanostructure by driving a catalytic agent down a controlled length of the nanostructure with an electric current. In both embodiments, the speed of nanostructure formation is adjustable, and the growth may be stopped and restarted at will. The catalytic agent may be doped or undoped to produce semiconductor effects, and the bead may be removed via acid etching.Type: ApplicationFiled: November 23, 2010Publication date: August 11, 2011Applicant: The Regents of the University of CaliforniaInventors: Kenneth J. Jensen, William E. Mickelson, Alex K. Zettl
-
Patent number: 7989842Abstract: The disclosure relates to a zero-bias heterojunction diode detector with varying impedance. The detector includes a substrate supporting a Schottky structure and an Ohmic contact layer. A metallic contact layer is formed over the Ohmic layer. The Schottky structure comprises a plurality of barrier layers and each of the plurality of barriers layers includes a first material and a second material. In one embodiment, the composition percentage of the second material in each of the barrier layers increases among the plurality of barrier layers from the substrate to the metal layer in order to provide a graded periodicity for the Schottky structure.Type: GrantFiled: February 27, 2009Date of Patent: August 2, 2011Assignee: Teledyne Scientific & Imaging, LLCInventors: Hooman Kazemi, Chanh Nguyen, Berinder Brar
-
Publication number: 20110156199Abstract: A Schottky diode and a method of manufacturing the Schottky diode are disclosed. The Schottky diode has an N-well or N-epitaxial layer with a first region, a second region substantially adjacent to an electron doped buried layer that has a donor electron concentration greater than that of the first region, and a third region substantially adjacent to the anode that has a donor electron concentration that is less than that of the first region. The second region may be doped with implanted phosphorus and the third region may be doped with implanted boron.Type: ApplicationFiled: September 3, 2009Publication date: June 30, 2011Applicant: Monolithic Power Systems, InccInventors: Ji-Hyoung Yoo, Martin E. Garnett
-
Patent number: 7964930Abstract: A semiconductor device includes a trench MOS barrier Schottky diode having an integrated PN diode and a method is for manufacturing same.Type: GrantFiled: September 13, 2005Date of Patent: June 21, 2011Assignee: Robert Bosch GmbHInventors: Alfred Goerlach, Ning Qu
-
Patent number: 7964431Abstract: A photovoltaic cell is formed by bonding a donor body to a receiver element and cleaving a thin lamina from the donor body. Electrical contact is made to the bonded surface of the lamina through vias formed in the lamina. In some embodiments the emitter exists only at the bonded surface or only at the cleaved surface face; the emitter does not wrap through the vias between the surfaces. Wiring contacting each of the two surfaces is formed only at the cleaved face, and one set of wiring contacts the bonded surface through conductive material formed in the vias, insulated from the via sidewalls.Type: GrantFiled: March 19, 2009Date of Patent: June 21, 2011Assignee: Twin Creeks Technologies, Inc.Inventors: Christopher J Petti, Mohamed M Hilali
-
Publication number: 20110143494Abstract: A method for forming a Schottky barrier diode on a SiGe BiCMOS wafer, including forming a structure which provides a cutoff frequency (Fc) above about 1.0 THz. In embodiments, the structure which provides a cutoff frequency (Fc) above about 1.0 THz may include an anode having an anode area which provides a cutoff frequency (FC) above about 1.0 THz, an n-epitaxial layer having a thickness which provides a cutoff frequency (FC) above about 1.0 THz, a p-type guardring at an energy and dosage which provides a cutoff frequency (FC) above about 1.0 THz, the p-type guardring having a dimension which provides a cutoff frequency (FC) above about 1.0 THz, and a well tailor with an n-type dopant which provides a cutoff frequency (FC) above about 1.0 THz.Type: ApplicationFiled: February 16, 2011Publication date: June 16, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey B. JOHNSON, Xuefeng LIU, Bradley A. ORNER, Robert M. RASSEL
-
Publication number: 20110133251Abstract: Some exemplary embodiments of a semiconductor device using a III-nitride heterojunction and a novel Schottky structure and related method resulting in such a semiconductor device, suitable for high voltage circuit designs, have been disclosed. One exemplary structure comprises a first layer comprising a first III-nitride material, a second layer comprising a second III-nitride material forming a heterojunction with said first layer to generate a two dimensional electron gas (2DEG) within said first layer, an anode comprising at least a first metal section forming a Schottky contact on a surface of said second layer, a cathode forming an ohmic contact on said surface of said second layer, a field dielectric layer on said surface of said second layer for isolating said anode and said cathode, and an insulating material on said surface of said second layer and in contact with said anode.Type: ApplicationFiled: December 7, 2009Publication date: June 9, 2011Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventor: Zhi He
-
Patent number: 7943472Abstract: Cobalt silicide (CoSi2) Schottky diodes fabricated per the current art suffer from excess leakage currents in reverse bias. In this invention, an floating p-type region encircles each anode of a CoSi2 Schottky diode comprising of one or more CoSi2 anodes. The resulting p-n junction forms a depletion region under the Schottky junction that reduces leakage current through the Schottky diodes in reverse bias operation.Type: GrantFiled: January 31, 2008Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Sameer Pendharkar, Eugen Pompiliu Mindricelu
-
Publication number: 20110101485Abstract: An apparatus comprises a substrate having a type of conductivity, an intrinsic region above the substrate, and a metal layer on a portion of the surface of the intrinsic region. The intrinsic region has a surface. The metal layer may have a thickness that is configured to allow a plurality of photons to pass through the metal layer into the intrinsic region and form a rectifying contact with the intrinsic region.Type: ApplicationFiled: November 5, 2009Publication date: May 5, 2011Applicant: The Boeing CompanyInventor: Eric Yuen-Jun Chan
-
Patent number: 7936041Abstract: The structure for millimeter-wave frequency applications, includes a Schottky barrier diode (SBD) with a cutoff frequency (FC) above 1.0 THz formed on a SiGe BiCMOS wafer. A method is also contemplated for forming a Schottky barrier diode on a SiGe BiCMOS wafer, including forming a structure which provides a cutoff frequency (Fc) above about 1.0 THz. In embodiments, the structure which provides a cutoff frequency (Fc) above about 1.0 THz may include an anode having an anode area which provides a cutoff frequency (FC) above about 1.0 THz, an n-epitaxial layer having a thickness which provides a cutoff frequency (FC) above about 1.0 THz, a p-type guardring at an energy and dosage which provides a cutoff frequency (FC) above about 1.0 THz, the p-type guardring having a dimension which provides a cutoff frequency (FC) above about 1.0 THz, and a well tailor with an n-type dopant which provides a cutoff frequency (FC) above about 1.0 THz.Type: GrantFiled: September 12, 2007Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Xuefeng Liu, Bradley A. Orner, Robert M. Rassel
-
Publication number: 20110095361Abstract: A semiconductor device formed on a semiconductor substrate may include a component formed in a contact trench located in an active cell region. The component may comprise a barrier metal deposited on a bottom and portions of sidewalls of the contact trench and a tungsten plug deposited in a remaining portion of the contact trench. The barrier metal may comprise first and second metal layers. The first metal layer may be proximate to the sidewall and the bottom of the contact trench. The first metal layer may include a nitride. The second metal layer may be between the first metal layer and the tungsten plug and between the tungsten plug and the sidewall. The second metal layer covers portions of the sidewalls of not covered by the first metal layer.Type: ApplicationFiled: October 26, 2009Publication date: April 28, 2011Applicant: ALPHA & OMEGA SEMICONDUCTOR, INC.Inventors: Hong Chang, John Chen, Limin Weng, Wenjun Li
-
Publication number: 20110057286Abstract: The present invention provides a semiconductor device including: a base substrate; a first semiconductor layer which is disposed on the base substrate and has a front surface and a rear surface opposite to the front surface; first ohmic electrodes disposed on the front surface of the first semiconductor layer; a second ohmic electrode disposed on the rear surface of the first semiconductor layer; a second semiconductor layer interposed between the first semiconductor layer and the first ohmic electrodes; and a Schottky electrode part which covers the first ohmic electrodes on the front surface of the first semiconductor layer.Type: ApplicationFiled: January 8, 2010Publication date: March 10, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woo Chul Jeon, Jung Hee Lee, Young Hwan Park, Ki Yeol Park
-
Patent number: 7902055Abstract: An embodiment of the invention is a Schottky diode 22 having a semiconductor substrate 3, a first metal 24, a barrier layer 26, and second metal 28. Another embodiment of the invention is a method of manufacturing a Schottky diode 22 that includes providing a semiconductor substrate 3, forming a barrier layer 26 over the semiconductor substrate 3, forming a first metal layer 23 over the semiconductor substrate 3, annealing the semiconductor substrate 3 to form areas 24 of reacted first metal and areas 23 of un-reacted first metal, and removing selected areas 23 of the un-reacted first metal. The method further includes forming a second metal layer 30 over the semiconductor substrate 3 and annealing the semiconductor substrate 3 to form areas 28 of reacted second metal and areas 30 of un-reacted second metal.Type: GrantFiled: March 30, 2005Date of Patent: March 8, 2011Assignee: Texas Instruments IncoproratedInventors: Richard B. Irwin, Tony T. Phan, Hong-Ryong Kim, Ming-Yeh Chuang, Jennifer S. Dumin, Patrick J. Jones, Fredric D. Bailey
-
Publication number: 20110049572Abstract: The present invention provides a semiconductor device including: a base substrate; a semiconductor layer which is disposed on the base substrate and has a 2-Dimensional Electron Gas (2DEG) formed therewithin; a first ohmic electrode disposed on a central region of the semiconductor layer; a second ohmic electrode which is formed on the edge regions of the semiconductor layer in such a manner to be disposed to be spaced apart from the first ohmic electrodes, and have a ring shape surrounding the first ohmic electrode; and a Schottky electrode part which is formed on the central region to cover the first ohmic electrode and is formed to be spaced apart from the second ohmic electrode.Type: ApplicationFiled: January 8, 2010Publication date: March 3, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Woo Chul Jeon, Jung Hee Lee, Young Hwan Park, Ki Yeol Park
-
Patent number: 7893467Abstract: A silicon carbide semiconductor device includes a substrate; a drift layer having a first conductivity type; an insulating layer; a Schottky electrode; an ohmic electrode; a resurf layer; and second conductivity type layers. The drift layer and the second conductivity type layers provide multiple PN diodes. Each second conductivity type layer has a radial width with respect to a center of a contact region between the Schottky electrode and the drift layer. A radial width of one of the second conductivity type layers is smaller than that of another one of the second conductivity type layers, which is disposed closer to the center of the contact region than the one of the second conductivity type layers.Type: GrantFiled: May 27, 2008Date of Patent: February 22, 2011Assignee: DENSO CORPORATIONInventors: Takeo Yamamoto, Eiichi Okuno
-
Publication number: 20110031579Abstract: A method of making a diode begins by depositing an AlxGa1-xN nucleation layer on a SiC substrate, then depositing an n+ GaN buffer layer, an n? GaN layer, an AlxGa1-xN barrier layer, and an SiO2 dielectric layer. A portion of the dielectric layer is removed and a Schottky metal deposited in the void. The dielectric layer is affixed to the support layer with a metal bonding layer using an Au—Sn utectic wafer bonding process, the substrate is removed using reactive ion etching to expose the n+ layer, selected portions of the n+, n?, and barrier layers are removed to form a mesa diode structure on the dielectric layer over the Schottky metal, and an ohmic contact is deposited on the n+ layer.Type: ApplicationFiled: October 15, 2010Publication date: February 10, 2011Inventors: Primit Parikh, Sten Heikman
-
Publication number: 20110024179Abstract: A method for producing a circuit board, the method includes the steps of: forming a lower wiring pattern on a substrate; forming an insulating film on the substrate to cover the lower wiring pattern; forming an opening in the insulating film to expose the lower wiring pattern; forming an upper wiring pattern on the insulating film; and forming an interconnect material pattern on a sidewall of the opening in the insulating film for connecting the lower wiring pattern and the upper wiring pattern.Type: ApplicationFiled: July 14, 2010Publication date: February 3, 2011Applicant: SONY CORPORATIONInventor: Akihiro Nomoto
-
Publication number: 20110006307Abstract: A group III-nitride semiconductor Schottky diode comprises a conducting substrate having a first surface, a stack of multiple layers including a buffer layer and a semiconductor layer sequentially formed on the first surface, wherein the semiconductor layer comprises a group III nitride compound, a first electrode on the semiconductor layer, and a second electrode formed in contact with the first surface at a position adjacent to the stack of multiple layers. In other embodiments, the application also describes a method of fabricating the group III-nitride semiconductor Schottky diode.Type: ApplicationFiled: July 1, 2010Publication date: January 13, 2011Applicant: TEKCORE CO., LTD.Inventors: Guan-Ting CHEN, Chia-Ming LEE
-
Patent number: 7863172Abstract: A gallium nitride based semiconductor Schottky diode fabricated from a n+ doped GaN layer having a thickness between one and six microns disposed on a sapphire substrate; an n? doped GaN layer having a thickness greater than one micron disposed on said n+ GaN layer patterned into a plurality of elongated fingers and a metal layer disposed on the n? doped GaN layer and forming a Schottky junction therewith. The layer thicknesses and the length and width of the elongated fingers are optimized to achieve a device with breakdown voltage of greater than 500 volts, current capacity in excess of one ampere, and a forward voltage of less than three volts.Type: GrantFiled: October 10, 2008Date of Patent: January 4, 2011Assignee: Power Integrations, Inc.Inventors: TingGang Zhu, Bryan S. Shelton, Marek K. Pabisz, Mark Gottfried, Linlin Liu, Milan Pophristic, Michael Murphy, Richard A. Stall
-
Publication number: 20100327288Abstract: A trench Schottky diode and its manufacturing method are provided. The trench Schottky diode includes a semiconductor substrate having therein a plurality of trenches, a gate oxide layer, a polysilicon structure, a guard ring and an electrode. At first, the trenches are formed in the semiconductor substrate by an etching step. Then, the gate oxide layer and the polysilicon structure are formed in the trenches and protrude above a surface of the semiconductor substrate. The guard ring is formed to cover a portion of the resultant structure. At last, the electrode is formed above the guard ring and the other portion not covered by the guard ring. The protruding gate oxide layer and the protruding polysilicon structure can avoid cracks occurring in the trench structure.Type: ApplicationFiled: June 28, 2010Publication date: December 30, 2010Applicant: PFC DEVICE CORPORATIONInventors: Kou-Liang CHAO, Hung-Hsin Kuo, Tse-Chuan Su, Mei-Ling Chen
-
Publication number: 20100314707Abstract: Disclosed are semiconductor devices and methods of making semiconductor devices. An exemplary embodiment comprises a semiconductor layer of a first conductivity type having a first surface, a second surface, and a graded net doping concentration of the first conductivity type within a portion of the semiconductor layer. The graded portion is located adjacent to the top surface of the semiconductor layer, and the graded net doping concentration therein decreasing in value with distance from the top surface of the semiconductor layer. The exemplary device also comprises an electrode disposed at the first surface of the semiconductor layer and adjacent to the graded portion.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Inventors: Joseph A. Yedinak, Mark L. Rinehimer, Thomas E. Grebs, John L. Benjamin
-
Schottky Diodes Including Polysilicon Having Low Barrier Heights and Methods of Fabricating the Same
Publication number: 20100308337Abstract: Hybrid semiconductor devices including a PIN diode portion and a Schottky diode portion are provided. The PIN diode portion is provided on a semiconductor substrate and has an anode contact on a first surface of the semiconductor substrate. The Schottky diode portion is also provided on the semiconductor substrate and includes a polysilicon layer on the semiconductor substrate and a ohmic contact on the polysilicon layer. Related Schottky diodes are also provided herein.Type: ApplicationFiled: June 3, 2009Publication date: December 9, 2010Applicant: Cree, Inc.Inventors: Saptharishi Sriram, Qingchun Zhang -
Patent number: 7838888Abstract: An SiC semiconductor device is provided, which comprises: a substrate made of silicon carbide and having a principal surface; a drift layer made of silicon carbide and disposed on the principal surface; an insulating layer disposed on the drift layer and including an opening; a Schottky electrode contacting with the drift layer through the opening; a termination structure disposed around an outer periphery of the opening; and second conductivity type layers disposed in a surface part of the drift layer, contacting the Schottky electrode, surrounded by the termination structure, and separated from one another. The second conductivity type layers include a center member and ring members. Each ring member surrounds the center member and is arranged substantially in a point symmetric manner with respect to the center member.Type: GrantFiled: March 25, 2008Date of Patent: November 23, 2010Assignee: DENSO CORPORATIONInventors: Takeo Yamamoto, Naohiro Suzuki, Eiichi Okuno
-
Publication number: 20100289109Abstract: Fabrication of a Schottky diodes may include providing a Schottky contact layer containing a low barrier metal layer with spaced apart high barrier metal islands therein on a first surface of a substrate. A diode contact is formed on a second surface of the substrate that is opposite to the first surface. Formation of the Schottky contact layer may include providing a liquid mixture of a high barrier metal and a low barrier metal on the first surface of the substrate. Temperature and/or relative concentrations of the high and low barrier metals in the liquid mixture may be controlled to cause regions of the high barrier metal to solidify within the liquid mixture and agglomerate to form the spaced apart high barrier metal islands while inhibiting solidification of the low barrier metal. The temperature and relative concentrations may then be controlled to cause the low barrier metal to solidify and form the low barrier metal layer containing the high barrier metal islands.Type: ApplicationFiled: May 13, 2009Publication date: November 18, 2010Inventors: Jason Patrick Henning, Allan Ward
-
Publication number: 20100283115Abstract: In the diffusion region (3) of the second conductivity mode, a more highly doped region of the same conductivity mode (5) is introduced in such a manner that the region of the first conductivity mode (2) which is covered by the metal silicide (9) and of the second conductivity mode (3) are connected in a conductive manner. The region (3) of the second conductivity mode is diffused in such a manner that it reaches the more highly doped region (1) of the first doping type (1), with an outward diffusion of the doping from the more highly doped substrate layer (1) into the more weakly doped layer (2) of the same conductivity mode in the direction of the semiconductor surface taking place at the same time.Type: ApplicationFiled: April 19, 2010Publication date: November 11, 2010Applicant: ERIS TECHNOLOGY CORPORATIONInventors: Michael Reschke, Hans-Jürgen Hillemann, Klaus Günther
-
Patent number: 7820494Abstract: A method for forming a component of TMBS type having its periphery formed of a trench with insulated walls filled with a conductor, including the steps of depositing on a semiconductor substrate a thick layer of a first insulating material and a thin layer of a second material; simultaneously digging a peripheral trench and the trenches of the component; isotropically etching the first material so that a cap overhanging a recess remains; forming a thin insulating layer; and filling the trenches and said recess with a conductive material.Type: GrantFiled: March 2, 2007Date of Patent: October 26, 2010Assignee: STMicroelectronics S.A.Inventor: Patrick Poveda
-
Patent number: 7820473Abstract: A Schottky diode capable of sustaining a voltage of greater than about 250 volts and a method for its manufacture. An epitaxial layer of N-type conductivity is disposed on a semiconductor substrate of N-type conductivity. A guard ring of P-type conductivity extends into the epitaxial layer from its surface. A stacked structure is formed on a portion of the guard ring and a portion of the epitaxial layer. The stacked structure includes a layer of semi-insulating semiconductor material disposed on a layer of dielectric material. A first metal layer is formed on the portion of the epitaxial layer adjacent a first side of the stacked structure and on a first portion of the stacked structure. A second metal layer is formed on the portion of the epitaxial layer adjacent a second side of the stacked structure and on a second portion of the stacked structure.Type: GrantFiled: March 21, 2005Date of Patent: October 26, 2010Assignee: Semiconductor Components Industries, LLCInventors: Linghui Chen, Blanca Estela Kruse, Mark Duskin, John D. Moran
-
Patent number: 7821095Abstract: In one embodiment, a Schottky diode is formed on a doped region having a thickness less than about eighteen microns.Type: GrantFiled: July 14, 2006Date of Patent: October 26, 2010Assignee: Semiconductor Components Industries, LLCInventors: Rogelio J. Moreno, Linghui Chen
-
Publication number: 20100258897Abstract: A method for manufacturing a Schottky diode comprising steps of 1) providing a region with a dopant of a second conductivity type opposite to a first conductivity type to form a top doped region in a semiconductor substrate of said first conductivity type; 2) providing a trench through the top doped region to a predetermined depth and providing a dopant of the second conductivity type to form a bottom dopant region of the second conductivity type; and 3) lining a Schottky barrier metal layer on a sidewall of the trench at least extending from a bottom of the top doped region to a top of the bottom doped region.Type: ApplicationFiled: June 14, 2010Publication date: October 14, 2010Inventors: Sik K. Lui, Anup Bhalla
-
Publication number: 20100258899Abstract: A Schottky diode device includes a silicon substrate, an epitaxial silicon layer on the silicon substrate, an annular trench in a scribe line region that encompasses the epitaxial silicon layer, an insulation layer on interior sidewall of the annular trench, a silicide layer on the epitaxial silicon layer, a conductive layer on the silicide layer, and a guard ring in the epitaxial silicon layer, wherein the guard ring butts the insulation layer.Type: ApplicationFiled: April 8, 2009Publication date: October 14, 2010Inventors: Chih-Tsung Huang, Jhih-Siang Huang
-
Publication number: 20100233862Abstract: An integrated low leakage Schottky diode has a Schottky barrier junction proximate one side of an MOS gate with one end of a drift region on an opposite side of the gate. Below the Schottky metal and the gate oxide is a RESURF structure of an N? layer over a P? layer which also forms the drift region that ends at the diode's cathode in one embodiment of the present invention. The N? and P? layers have an upward concave shape under the gate. The gate electrode and the Schottky metal are connected to the diode's anode. A P? layer lies between the RESURF structure and an NISO region which has an electrical connection to the anode. A P+ layer under the Schottky metal is in contact with the P? layer through a P well.Type: ApplicationFiled: May 27, 2010Publication date: September 16, 2010Applicant: Fairchild Semiconductor CorporationInventor: Jun Cai
-
Publication number: 20100224952Abstract: A Schottky barrier diode includes an epitaxial growth layer disposed on a substrate and having a mesa portion, and a Schottky electrode disposed on the mesa portion, wherein a distance between an edge of the Schottky electrode and a top surface edge of the mesa portion is 2 ?m or less. Since the distance x is 2 ?m or less, a leakage current is significantly decreased, a breakdown voltage is improved, and a Schottky barrier diode having excellent reverse breakdown voltage characteristics is provide.Type: ApplicationFiled: March 19, 2008Publication date: September 9, 2010Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Tomihito Miyazaki, Makoto Kiyama
-
Publication number: 20100219449Abstract: The disclosure relates to a zero-bias heterojunction diode detector with varying impedance. The detector includes a substrate supporting a Schottky structure and an Ohmic contact layer. A metallic contact layer is formed over the Ohmic layer. The Schottky structure comprises a plurality of barrier layers and each of the plurality of barriers layers includes a first material and a second material. In one embodiment, the composition percentage of the second material in each of the barrier layers increases among the plurality of barrier layers from the substrate to the metal layer in order to provide a graded periodicity for the Schottky structure.Type: ApplicationFiled: February 27, 2009Publication date: September 2, 2010Applicant: TELEDYNE SCIENTIFIC & IMAGING, LLCInventors: Hooman Kazemi, Chanh Nguyen, Berinder Brar
-
Publication number: 20100207092Abstract: A phase change memory device and a method for manufacturing the same is presented. The phase change memory device includes a semiconductor substrate, a bit line, switching elements, bottom electrodes, a phase change layer, and top electrodes. The semiconductor substrate has a cell area and a peripheral area. The bit line is formed on the semiconductor substrate. The switching elements are formed on portions of the bit line in the cell area. The bottom electrodes are formed on the switching elements. The phase change layer is formed on the bottom electrodes. The top electrodes are formed on the phase change layer.Type: ApplicationFiled: April 10, 2009Publication date: August 19, 2010Inventor: Kang Sik Choi
-
Patent number: 7777292Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type having a top surface and a bottom surface, a semiconductor layer of a first conductivity type formed on the top surface of the semiconductor substrate, and having an active region and an edge termination region surrounding the active region, a first semiconductor region of a second conductivity type formed in the edge termination region adjacent to an edge of the active region, a second semiconductor region of a second conductivity type buried in the edge termination region in a sheet shape or a mesh shape substantially in parallel with a surface of the semiconductor layer, a first electrode formed on the active region of the semiconductor layer and a part of the first semiconductor region, and a second electrode formed on the bottom surface of the semiconductor substrate.Type: GrantFiled: June 25, 2007Date of Patent: August 17, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Chiharu Ota, Johji Nishio, Tetsuo Hatakeyama, Takashi Shinohe
-
Publication number: 20100164050Abstract: A high-voltage Schottky diode including a deep P-well having a first width is fanned on the semiconductor substrate. A doped P-well is disposed over the deep P-well and has a second width that is less than the width of the deep P-well. An M-type guard ring is formed around the upper surface of the second doped well, A Schottky metal is disposed on an upper surface of the second doped well and the N-type guard ring.Type: ApplicationFiled: December 31, 2008Publication date: July 1, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Dah-Chuen HO, Chien-Shao TANG, Yu-Chang JONG, Zhe-Yi WANG
-
Publication number: 20100059849Abstract: A semiconductor component having a low resistance conduction path and a method for manufacturing the semiconductor component. When the semiconductor component is a Schottky diode, one or more trenches are formed in an epitaxial layer of a first conductivity type that is formed over a semiconductor substrate of the first conductivity type. The trenches may extend into the semiconductor material. Epitaxial semiconductor material of a second conductivity type is selectively grown along the sidewalls of the trenches. An anode contact is formed in contact with the epitaxial layer and the selectively grown epitaxial material and a cathode contact is formed in contact with the semiconductor substrate.Type: ApplicationFiled: September 8, 2008Publication date: March 11, 2010Inventor: Mohammed Tanvir Quddus
-
Patent number: 7651905Abstract: An apparatus and method for the reduction of gate leakage in deep sub-micron metal oxide semiconductor (MOS) transistors, especially useful for those used in a cross coupled static random access memory (SRAM) cell, is disclosed. In accordance with the invention, the active element of the SRAM cell is used to reduce the voltage on the gate of its transistor without impacting the switching speed of the circuit. Because the load on the output of the inverter is fixed, a reduction in the gate current is optimized to minimize the impact on the switching waveform of the memory cell. An active element formed by two materials with different Fermi potentials is used as a rectifying junction or diode. The rectifying junction also has a large parallel leakage path, which allows a finite current flow when a signal of opposite polarity is applied across this device.Type: GrantFiled: April 19, 2005Date of Patent: January 26, 2010Assignee: Semi Solutions, LLCInventor: Ashok Kumar Kapoor
-
Publication number: 20090315036Abstract: A semiconductor device according to some embodiments includes a semiconductor layer having a first conductivity type and a surface in which an active region of the semiconductor device is defined. A plurality of spaced apart first doped regions are arranged within the active region. The plurality of first doped regions have a second conductivity type that is opposite the first conductivity type, have a first dopant concentration, and define a plurality of exposed portions of the semiconductor layer within the active region. The plurality of first doped regions are arranged as islands in the semiconductor layer. A second doped region in the semiconductor layer has the second conductivity type and has a second dopant concentration that is greater than the first dopant concentration.Type: ApplicationFiled: June 26, 2009Publication date: December 24, 2009Inventors: Qingchun Zhang, Sei-Hyung Ryu, Anant Agarwal
-
Publication number: 20090305475Abstract: A method for manufacturing a trenched semiconductor power device includes a step of forming said semiconductor power device with a trenched gate surrounded by a source region encompassed in a body region above a drain region disposed on a bottom surface of a substrate. The method further includes the steps of covering the MOSFET cell with an insulation layer and applying a contact mask for opening a source-body contact trench extending through the source and body regions into an epitaxial layer underneath for filling a contact metal plug therein. And, the method further includes a step of forming an embedded Schottky diode by forming a Schottky barrier layer near a bottom of the source-body contact trench below the contact metal plug with the Schottky barrier layer having a barrier height for reducing a leakage current through the embedded Schottky diode during a reverse bias between the drain and the source.Type: ApplicationFiled: August 7, 2009Publication date: December 10, 2009Inventor: Fwu-ruan Hshieh
-
Patent number: 7618884Abstract: A Schottky barrier silicon carbide device has a Re Schottky metal contact. The Re contact 27 is thicker than 250 Angstroms and may be between 2000 and 4000 Angstroms. A termination structure is provided by ion milling an annular region around the Schottky contact.Type: GrantFiled: April 21, 2008Date of Patent: November 17, 2009Assignee: Fairchild Semiconductor CorporationInventors: William F. Seng, Richard L. Woodin, Carl Anthony Witt
-
Publication number: 20090267082Abstract: A semiconductor device includes: a semiconductor element having a first surface and a second surface; a first electrode disposed on the first surface of the element; a second electrode disposed on the second surface of the element; and an insulation film covers a part of the first electrode, the first surface of the element and a part of a sidewall of the element. The above semiconductor device has small dimensions and a high breakdown voltage.Type: ApplicationFiled: April 14, 2009Publication date: October 29, 2009Applicant: DENSO CORPORATIONInventors: Takeo Yamamoto, Takeshi Endo, Eiichi Okuno, Masaki Konishi, Hirokazu Fujiwara
-
Publication number: 20090267110Abstract: An integrated low leakage Schottky diode has a Schottky barrier junction proximate one side of an MOS gate with one end of a drift region on an opposite side of the gate. Below the Schottky metal and the gate oxide is a RESURF structure of an N? layer over a P? layer which also forms the drift region that ends at the diode's cathode in one embodiment of the present invention. The N? and P? layers have an upward concave shape under the gate. The gate electrode and the Schottky metal are connected to the diode's anode. A P? layer lies between the RESURF structure and an NISO region which has an electrical connection to the anode. A P+ layer under the Schottky metal is in contact with the P? layer through a P well.Type: ApplicationFiled: April 23, 2008Publication date: October 29, 2009Inventor: Jun Cai
-
Patent number: 7602015Abstract: The size of BVDSS distribution is controlled by the active manipulation of the distribution of silicon parameters across a wafer to offset opposing effects inherent in the wafer fabrication process. Thus, the resistivity of the silicon wafer is increased toward the edge of the wafer. This offsets the drop-off of BVDSS across the wafer caused in wafer fabrication by deeper trenches at the edge of the wafer. This causes a flatter BVDSS profile across the wafer and significantly reduced BV distribution over the wafer.Type: GrantFiled: August 15, 2006Date of Patent: October 13, 2009Assignee: International Rectifier CorporationInventor: Simon Green
-
Publication number: 20090250102Abstract: A photoelectric conversion device using a semiconductor nanomaterial to which a rectifying action caused by a Schottky junction between semiconductor nanomaterials and metal is applied and a method of manufacturing the same are provided. The photoelectric conversion device includes a substrate, an insulating layer formed on the substrate, a nanomaterial layer made of a plurality of semiconductor nanomaterials vertically arranged between the insulating layer or horizontally arranged on the substrate, and a metal layer provided on the semiconductor nanomaterial layer to form a Schottky junction with the semiconductor nanomaterials. The electrical energy is generated by rectification generated between the semiconductor nanomaterials and the metal layer that form the Schottky junction with each other.Type: ApplicationFiled: September 12, 2008Publication date: October 8, 2009Applicant: Korea Institute of Machinery & MaterialsInventors: Joon-Dong Kim, Chang-Soo Han, Eung-Sug Lee, Byung-Ik Choi, Kyung-Hyun Whang
-
Publication number: 20090242031Abstract: A semiconductor donor body is affixed to a receiver element, and a thin semiconductor lamina is cleaved from the donor body, remaining affixed to the receiver element. A photovoltaic assembly is fabricated which includes the lamina and the receiver element, wherein a photovoltaic cell comprises the lamina. The bond between the semiconductor donor body and the receiver element must survive processing to complete the cell, as well as eventual assembly, transport, and operation in a finished photovoltaic module. It has been found that inclusion of a conductive layer such as titanium or aluminum aids bonding between the semiconductor donor body and the receiver element. In some embodiments, the conductive layer may also serve as an electrical contact and/or as a reflective layer.Type: ApplicationFiled: March 27, 2008Publication date: October 1, 2009Applicant: Twin Creeks Technologies, Inc.Inventors: S. Brad Herner, Aditya Agarwal
-
Publication number: 20090224354Abstract: A junction barrier Schottky diode is provided as having submicron channel width between implant regions by way of a process including the use of spacer technology. On-state resistance is lowered by providing the implant regions in a channel layer having increased dopant concentration.Type: ApplicationFiled: March 5, 2008Publication date: September 10, 2009Applicant: CREE, INC.Inventors: Andrei Konstantinov, Christopher Harris, Jan-Olov Svederg