On Sapphire Substrate, E.g., Silicon On Sapphire (sos) Transistor (epo) Patents (Class 257/E21.416)
-
Patent number: 8912057Abstract: A semiconductor device with an n-type transistor and a p-type transistor having an active region is provided. The active region further includes two adjacent gate structures. A portion of a dielectric layer between the two adjacent gate structures is selectively removed to form a contact opening having a bottom and sidewalls over the active region. A bilayer liner is selectively provided within the contact opening in the n-type transistor and a monolayer liner is provided within the contact opening in the p-type transistor. The contact opening in the n-type transistor and p-type transistor is filled with contact material. The monolayer liner is treated to form a silicide lacking nickel in the p-type transistor.Type: GrantFiled: June 5, 2013Date of Patent: December 16, 2014Assignee: GLOBALFOUNDRIES Inc.Inventor: Derya Deniz
-
Patent number: 8866222Abstract: A semiconductor device includes a semiconductor body and a source metallization arranged on a first surface of the body. The body includes: a first semiconductor layer including a compensation-structure; a second semiconductor layer adjoining the first layer, comprised of semiconductor material of a first conductivity type and having a doping charge per horizontal area lower than a breakdown charge per area of the semiconductor material; a third semiconductor layer of the first conductivity type adjoining the second layer and comprising at least one of a self-charging charge trap, a floating field plate and a semiconductor region of a second conductivity type forming a pn-junction with the third layer; and a fourth semiconductor layer of the first conductivity type adjoining the third layer and having a maximum doping concentration higher than that of the third layer. The first semiconductor layer is arranged between the first surface and the second semiconductor layer.Type: GrantFiled: February 28, 2013Date of Patent: October 21, 2014Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Stefan Gamerith, Franz Hirler
-
Patent number: 8420458Abstract: A semiconductor device has a planarizing layer that is made of an inorganic film, and has a recessed portion formed in a region thereof in which a conductive film is disposed. A first contact hole penetrating through at least an interlayer insulating film is formed on a first wiring layer, while a second contact hole penetrating through at least the interlayer insulating film is formed on the conductive film so as to run through the inside of the recessed portion.Type: GrantFiled: November 25, 2009Date of Patent: April 16, 2013Assignee: Sharp Kabushiki KaishaInventors: Makoto Nakazawa, Mitsunobu Miyamoto
-
Patent number: 8409945Abstract: A method of fabricating a non-volatile memory cell is disclosed. The method includes the steps of: forming two separate charge trapping structures on a semiconductor substrate; forming first spacers on sidewalls of the two charge trapping structures; forming a gate dielectric layer on the substrate; forming a gate on the two charge trapping structures and the gate dielectric layer between the two charge trapping structures; and forming two doped regions in the substrate beside the gate.Type: GrantFiled: January 5, 2011Date of Patent: April 2, 2013Assignee: United Microelectronics Corp.Inventors: Hung-Lin Shih, Tsan-Chi Chu
-
Patent number: 7989324Abstract: The present invention provides an SOS wafer comprising a non-transparent polysilicon layer provided on a back surface of a sapphire substrate, a silicon nitride layer which protects the polysilicon layer, and a stress relaxing film which cancels stress produced in the silicon nitride layer, wherein the silicon nitride layer and the stress relaxing film are provided on the back surface side.Type: GrantFiled: July 8, 2009Date of Patent: August 2, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Kimiaki Shimokawa
-
Patent number: 7952173Abstract: A nanometric device comprising a substrate; a plurality of conductive spacers of a conductive material, each conductive spacer being arranged on top of and transverse to the substrate, the conductive spacers including respective pairs of conductive spacers defining respective hosting seats each of less than 30 nm wide; and a plurality of nanometric elements respectively accommodated in the hosting seats.Type: GrantFiled: September 4, 2008Date of Patent: May 31, 2011Assignee: STMicroelectronics S.r.l.Inventors: Danilo Mascolo, Gianfranco Cerofolini, Gianguido Rizzotto
-
Patent number: 7745349Abstract: A method for fabricating a semiconductor transistor which eliminates device defects generated during an etching process for forming gates. The method may include laminating an ONO layer on and/or over a semiconductor substrate, and then coating a polysilicon layer on and/or over the ONO layer, and then forming a photoresist pattern on and/or over the polysilicon layer, and then sequentially performing a first etching of the polysilicon layer using the photoresist pattern as an etching mask so as to maintain a predetermined thickness of the polysilicon layer and then a second etching to remove the polysilicon layer remaining from the first etching.Type: GrantFiled: June 12, 2008Date of Patent: June 29, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Jeong-Yel Jang
-
Publication number: 20100112763Abstract: A semiconductor device includes a transistor. The transistor includes a substrate having an inclined surface, a first upper surface extending from a lower portion of the inclined surface, and a second upper surface extending from an upper end of the inclined surface. A gate stack structure is formed on the inclined surface and includes a gate electrode. A first impurity region formed on one of the first and second upper surfaces contacts the gate stack structure. A second impurity region formed on the second upper surface contacts the gate stack structure. A channel between the first and second impurity regions is formed along the inclined surface in a crystalline direction.Type: ApplicationFiled: January 7, 2010Publication date: May 6, 2010Inventors: Xiaoxin Zhang, Wenxu Xianyu, Takashi Noguchi, Hans S. Cho, Huaxiang Yin
-
Patent number: 7608494Abstract: A thin film transistor array panel includes an insulating substrate, a gate wire formed on the insulating substrate. A gate insulating layer covers the gate wire. A semiconductor pattern is formed on the gate insulating layer. A data wire having source electrodes, drain electrodes and data lines is formed on the gate insulating layer and the semiconductor pattern. A protective layer is formed on the data wire. Pixel electrodes connected to the drain electrode via contact holes are formed on the protective layer. The gate wire and the data wire are made of Ag alloy containing Ag and an additive including at least one selected from Zn, In, Sn and Cr.Type: GrantFiled: April 30, 2008Date of Patent: October 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Gab Lee, Bong-Joo Kang, Beom-Seok Cho, Chang-Oh Jeong
-
Patent number: 7579246Abstract: An active region and an opposite conductivity active region are formed in a semiconductor substrate. The opposite conductivity active region is covered with a resist pattern. Impurities are implanted into a surface layer of the active region. An angle ?0 is defined as a tilt angle obtained by tilting a virtual plane perpendicular to the substrate and including an edge of the active region, toward the resist pattern by using as a fulcrum a point on the substrate nearest to the resist pattern, until the virtual plane contacts the resist pattern. The ion implantation is performed in a direction having a tilt angle larger than ?0 and allowing ions passed through the uppermost edge of the resist pattern to be incident upon an area between the resist pattern and the active region, and is not performed along a direction allowing the ions to be incident upon the active region.Type: GrantFiled: September 22, 2006Date of Patent: August 25, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Takuji Tanaka
-
Patent number: 7564100Abstract: The present invention provides an SOS wafer comprising a non-transparent polysilicon layer provided on a back surface of a sapphire substrate, a silicon nitride layer which protects the polysilicon layer, and a stress relaxing film which cancels stress produced in the silicon nitride layer, wherein the silicon nitride layer and the stress relaxing film are provided on the back surface side.Type: GrantFiled: March 17, 2006Date of Patent: July 21, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Kimiaki Shimokawa
-
Patent number: 7514745Abstract: A semiconductor device which has a substrate formed as a rigid body, includes stress relaxation layers formed by filling in concave portions defined in a first main surface of the substrate, and a device forming layer which covers part of the first main surface and is formed in the substrate. The substrate is made up of a material larger than the stress relaxation layers and the device forming layer in thermal expansion coefficient. Side faces of the device forming layer are electrically connected to their corresponding upper surfaces of the stress relaxation layers in an electrically non-conducting state via insulative stress transfer layers formed on the upper surfaces.Type: GrantFiled: March 31, 2006Date of Patent: April 7, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Masahiko Kasuga
-
Patent number: 7491557Abstract: A thin film etching method includes forming a layer on a substrate, aligning a mask having a pattern defined thereon above the layer, and removing a portion of the layer by irradiating the substrate with a femtosecond laser through the mask.Type: GrantFiled: October 11, 2005Date of Patent: February 17, 2009Assignee: LG Display Co., Ltd.Inventor: Jeong Kweon Park
-
Patent number: 7449734Abstract: A junction semiconductor device having a drain region including a low-resistance layer of a first conductive type formed on one surface of a semiconductor crystal, a source region including a low-resistance layer of a first conductive type formed on the other surface of the semiconductor crystal, a gate region of a second conductive type formed on the periphery of the source region, a high-resistance layer of a first conductive type between the source region and the drain region, and a recombination-inhibiting semiconductor layer of a second conductive type provided in the vicinity of the surface of the semiconductor crystal between the gate region and the source region.Type: GrantFiled: March 23, 2006Date of Patent: November 11, 2008Assignee: Honda Motor Co., Ltd.Inventors: Ken-ichi Nonaka, Hideki Hashimoto, Seiichi Yokoyama, Kensuke Iwanaga, Yoshimitsu Saito
-
Patent number: 7449766Abstract: Methods to form contact openings and allow the formation of self-aligned contacts for use in the manufacture of semiconductor devices are described. During formation of a multi-layered resist, a hard mask material is introduced beneath an anti-reflective coating to be used as an etch stop layer. The multi-layered resist is patterned and etched, to transfer the desired contact pattern to a substrate material, such as a silicon substrate, to form contact openings therein. The contact openings provide for the formation of self-aligned contacts therein.Type: GrantFiled: November 23, 2005Date of Patent: November 11, 2008Assignee: Micron Technology, Inc.Inventor: James L. Dale
-
Patent number: 7439108Abstract: In a first aspect, a first method is provided for semiconductor device manufacturing. The first method includes the steps of (1) providing a substrate; and (2) forming a first silicon-on-insulator (SOI) region having a first crystal orientation, a second SOI region having a second crystal orientation and a third SOI region having a third crystal orientation on the substrate. The first, second and third SOI regions are coplanar. Numerous other aspects are provided.Type: GrantFiled: June 16, 2005Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack A. Mandelman
-
Patent number: 7413966Abstract: A method of forming a polycrystalline silicon active layer for use in a thin film transistor is provided. The method includes forming a buffer layer over a substrate, forming an amorphous silicon layer over the buffer layer, applying a catalytic metal to a surface of the amorphous silicon layer, crystallizing the amorphous silicon layer having the catalytic metal thereon into a polycrystalline silicon layer, annealing the polycrystalline silicon layer in an N2 gas atmosphere to stabilize the polycrystalline silicon layer, etching a surface of the polycrystalline silicon layer using an etchant, and patterning the polycrystalline silicon layer to form an island-shaped active layer.Type: GrantFiled: December 6, 2002Date of Patent: August 19, 2008Assignee: LG Phillips LCD Co., LtdInventors: Binn Kim, Jong-Uk Bae, Hae-Yeol Kim
-
Patent number: 7410854Abstract: Generally disclosed is a method of a device comprising forming a polysilicon stack including a first and a second polysilicon layer with an intervening etch stop layer, wherein the first polysilicon layer height is at least one third a height of the polysilicon stack height, removing the second polysilicon layer and the etch stop layer, and reacting the first polysilicon layer with a metal to fully silicide the first polysilicon layer. Fully silicided (FUSI) gates can hence be formed with uniform gate height. The thin first polysilicon layer allows for siliciding with a lower thermal budge and with better uniformity of the silicide concentration throughout the layer.Type: GrantFiled: October 5, 2006Date of Patent: August 12, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Liang-Gi Yao, Hun-Jan Tao, Shih-Chang Chen, Mong-Song Liang
-
Patent number: 7382021Abstract: A transistor includes one or more channel taps containing a stack consisting at least in part of a semiconductor an interfacial III-VI layered compound and a conductor. The III-VI compound consists primarily of atoms from Groups IIIA-B and from Group VIA of the Periodic Table of the Elements in an approximate 1:1 ratio. These materials may be formed as layers of covalently bonded elements from Groups IIIA-B and covalently bonded Group VIA elements, adjacent and respective planes of which may be bonded by Van der Waals forces (e.g., to form a single bilayer consisting of a single plane of atoms from Groups IIIA-B and a single plane of Group VIA atoms). One particular III-VI material from which the interfacial layer is made, especially for p-channel transistors, is GaSe. Other III-VI compounds, whether pure compounds or alloys of pure compounds, may also be used.Type: GrantFiled: December 9, 2004Date of Patent: June 3, 2008Assignee: Acorn Technologies, Inc.Inventors: Carl Faulkner, Daniel J. Connelly, Daniel E. Grupp
-
Patent number: 7259047Abstract: A method for manufacturing an organic thin-film transistor with a plastic substrate, comprising steps of: providing a mold and a plastic substrate, said mold being provided with a relief printing structure; imprinting said plastic substrate by said mold so as to define source/drain electrode regions on said plastic substrate; forming a first electrode layer so as to form source/drain electrodes on said source/drain electrode regions on said plastic substrate; forming a plurality of semiconductor mesas, each of said semiconductor mesas covering a pair of said source/drain electrodes; forming an insulating layer; forming a second electrode layer, being separated from and on said semiconductor mesas by said insulating layer; and forming a passivation layer.Type: GrantFiled: April 1, 2005Date of Patent: August 21, 2007Assignee: Industrial Technology Research InstituteInventors: Liang-Ying Huang, Jia-Chong Ho, Cheng-Chung Lee