With Source And Drain Recessed By Etching Or Recessed And Refi Lled (epo) Patents (Class 257/E21.431)
-
Publication number: 20090008717Abstract: Methods of fabricating semiconductor devices are provided. A substrate having active patterns and isolating layer patterns is prepared. Each of the isolating layer patterns has an upper surface higher than that of each of the active patterns. A spacer layer having a uniform thickness is formed on the substrate. The spacer layer is etched to form a spacer on a sidewall of each of the isolating layer patterns. A gate structure is formed on each of the active patterns. A selective epitaxial growth (SEG) process is performed on the active patterns having the gate structure to form isolated epitaxial layers that have upper surfaces higher than those of the isolating layer patterns, on the active patterns. Related semiconductor devices are also provided.Type: ApplicationFiled: July 2, 2008Publication date: January 8, 2009Inventors: Jin-Bum Kim, Young-Pil Kim, Jung-Yun Won, Hion-Suck Baik, Jun-Ho Lee
-
Publication number: 20090011565Abstract: Microelectronic structures embodying the present invention include a field effect transistor (FET) having highly conductive source/drain extensions. Formation of such highly conductive source/drain extensions includes forming a passivated recess which is back filled by epitaxial deposition of doped material to form the source/drain junctions. The recesses include a laterally extending region that underlies a portion of the gate structure. Such a lateral extension may underlie a sidewall spacer adjacent to the vertical sidewalls of the gate electrode, or may extend further into the channel portion of a FET such that the lateral recess underlies the gate electrode portion of the gate structure. In one embodiment the recess is back filled by an in-situ epitaxial deposition of a bilayer of oppositely doped material. In this way, a very abrupt junction is achieved that provides a relatively low resistance source/drain extension and further provides good off-state subthreshold leakage characteristics.Type: ApplicationFiled: August 28, 2008Publication date: January 8, 2009Inventors: Anand S. Murthy, Robert S. Chau, Patrick Morrow, Chia-Hong Jan, Paul Packan
-
Publication number: 20090001420Abstract: A semiconductor device includes a gate electrode disposed on a semiconductor substrate and source/drain regions disposed at both sides of the gate electrode, the source/drain regions being formed by implanting impurities. The source/drain regions include an epitaxial layer formed by epitaxially growing a semiconductor material having a different lattice constant from that of the semiconductor substrate in a recessed position at a side of the gate electrode, and a diffusion layer disposed in a surface layer of the semiconductor substrate.Type: ApplicationFiled: June 11, 2008Publication date: January 1, 2009Applicant: Sony CorporationInventor: Takuji Matsumoto
-
Patent number: 7446379Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: GrantFiled: February 11, 2005Date of Patent: November 4, 2008Assignee: Infineon Technologies AGInventors: Hong-Jyh Li, Nirmal Chaudhary
-
Publication number: 20080261369Abstract: The present invention provides a method in which a low-resistance connection between the MOS channel and silicided source/drain regions is provided that has an independence from the extension ion implant process as well as device overlap capacitance. The method of the present invention broadly includes selectively removing outer spacers of an MOS structure and then selectively plating a metallic or intermetallic material on exposed portions of a semiconductor substrate that were previously protected by the outer spacers. The present invention also provides a semiconductor structure that is formed utilizing the method. The semiconductor structure includes a low-resistance connection between the silicided source/drain regions and the channel regions which includes a selectively plated metallic or intermetallic material.Type: ApplicationFiled: May 16, 2008Publication date: October 23, 2008Applicant: International Business Machines CorporationInventors: Dureseti Chidambarrao, Carl Radens
-
Patent number: 7413957Abstract: Methods are provided for depositing materials in forming semiconductor devices on a substrate, such as metal oxide transistors. In one embodiment, the invention generally provides a method of processing a substrate including forming a gate dielectric on a substrate having a first conductivity, forming a gate electrode on the gate dielectric, forming a first pair of sidewall spacers along laterally opposite sidewalls of the gate electrode, etching a pair of source/drain region definitions on opposite sides of the electrode, depositing a silicon-germanium material selectively in the source/drain region definitions, and implanting a dopant in the deposited silicon-germanium material to form a source/drain region having a second conductivity.Type: GrantFiled: May 6, 2005Date of Patent: August 19, 2008Assignee: Applied Materials, Inc.Inventors: Faran Nouri, Lori D. Washington, Victor Moroz
-
Patent number: 7413961Abstract: The present invention relates to semiconductor integrated circuits. More particularly, but not exclusively, the invention relates to strained channel complimentary metal oxide semiconductor (CMOS) transistor structures and fabrication methods thereof. There is provided a method of forming a strained channel transistor structure on a substrate, comprising the steps of: forming a source stressor recess comprising a deep source recess and a source extension recess; forming a drain stressor recess comprising a deep drain recess and a drain extension recess; and subsequently forming a source stressor in said source stressor recess and a drain stressor in said drain stressor recess. The deep source/drain and source/drain extension stressors are formed by an uninterrupted etch process and an uninterrupted epitaxy process.Type: GrantFiled: May 17, 2006Date of Patent: August 19, 2008Assignees: Chartered Semiconductor Manufacturing Ltd., International Business Machines CorporationInventors: Yung Fu Chong, Kevin K. Dezfulian, Zhijiong Luo, Huilong Zhu
-
Patent number: 7397091Abstract: A CMOS device such as an NFET or a PFET and a method of forming a CMOS device are provided. The method begins by forming at least one patterned gate region atop a first semiconductor layer that includes silicon. Dielectric spacers are formed about exposed portions of the patterned gate region. Source-drain regions are formed in the first semiconductor layer. Recesses are formed in the first semiconductor layer that extends under the dielectric spacers. The first semiconductor layer has exposed surfaces that in part define sidewalls of the recesses. A nickel barrier layer is formed on each of the exposed surfaces of the first semiconductor layer. The nickel barrier layers are etched so that the nickel barriers remain only on portions of the exposed surfaces located under the dielectric spacers and not on remaining portions of the exposed surface. A silicon-containing layer is formed on the remaining exposed surfaces of the first semiconductor layer.Type: GrantFiled: June 1, 2006Date of Patent: July 8, 2008Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Jun Suenaga
-
Patent number: 7385261Abstract: A MOS transistor having an extended drain structure and including a semiconductor substrate formed in a well of a first conductivity type. A gate insulating layer is formed on the substrate, a gate electrode is formed on the gate insulating layer, and a source region is formed in a first portion of the substrate, which is near to one side of the gate insulating layer and the gate electrode. A drain region is formed in a second portion of the substrate, which is near to another side of the gate insulating layer and the gate electrode. The second portion is recessed from the surface of the substrate by a predetermined depth.Type: GrantFiled: December 30, 2005Date of Patent: June 10, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Bum Lee
-
Patent number: 7381623Abstract: The embodiments of the invention provide a method, etc. for a pre-epitaxial disposable spacer integration scheme with very low temperature selective epitaxy for enhanced device performance. More specifically, one method begins by forming a first gate and a second gate on a substrate. Next, an oxide layer is formed on the first and second gates; and, a nitride layer is formed on the oxide layer. Portions of the nitride layer proximate the first gate, portions of the oxide layer proximate the first gate, and portions of the substrate proximate the first gate are removed so as to form source and drain recesses proximate the first gate. Following this, the method removes remaining portions of the nitride layer, including exposing remaining portions of the oxide layer. The removal of the remaining portions of the nitride layer only exposes the remaining portions of the oxide layer and the source and drain recesses.Type: GrantFiled: January 17, 2007Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Huajie Chen, Judson R. Holt, Kern Rim, Dominic J. Schepis
-
Patent number: 7368792Abstract: In a metal-oxide semiconductor (MOS) transistor with an elevated source/drain structure and in a method of fabricating the MOS transistor with the elevated source/drain structure using a selective epitaxy growth (SEG) process, a source/drain extension junction is formed after an epi-layer is formed, thereby preventing degradation of the source/drain junction region. In addition, the source/drain extension junction is partially overlapped by a lower portion of the gate layer, since two gate spacers are formed and two elevated source/drain layers are formed in accordance with the SEG process. This mitigates the short channel effect and reduces sheet resistance in the source/drain layers and the gate layer.Type: GrantFiled: March 24, 2006Date of Patent: May 6, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hwan Lee, Moon-han Park, Hwa-sung Rhee, Ho Lee, Jae-yoon Yoo
-
Patent number: 7364976Abstract: A method to selectively etch, and hence pattern, a semiconductor film deposited non-selectively is described. In one embodiment, a carbon-doped silicon film is deposited non-selectively such that the film forms an epitaxial region where deposited on a crystalline surface and an amorphous region where deposited on an amorphous surface. A four-component wet etch mixture is tuned to selectively etch the amorphous region while retaining the epitaxial region, wherein the four-component wet etch mixture comprises an oxidizing agent, an etchant, a buffer and a diluent.Type: GrantFiled: March 21, 2006Date of Patent: April 29, 2008Assignee: Intel CorporationInventors: Willy Rachmady, Anand Murthy
-
Patent number: 7364957Abstract: A semiconductor device with improved source/drain junctions and methods for fabricating the device are disclosed. A preferred embodiment comprises a MOS transistor with a gate structure overlying a substrate, lightly doped source/drain regions formed in the substrate aligned to the gate structure, sidewall spacers formed on the sidewalls of the gate structure and overlying the lightly doped source/drain regions, deeper source/drain diffusions formed into the substrate aligned to the sidewall spacers and additional pocket implants of source/drain dopants formed at the boundary of the deeper source/drain diffusions and the substrate. In a preferred method, the additional pocket implants are formed using an angled ion implant with the angle being between 4 and 45 degrees from vertical. Additional embodiments include recesses formed in the source/drain regions and methods for forming the recesses.Type: GrantFiled: July 20, 2006Date of Patent: April 29, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kong-Beng Thei, Chung Long Cheng, Harry Chuang
-
Patent number: 7361973Abstract: The present invention provides a semiconducting device including a gate region positioned on a mesa portion of a substrate; and a nitride liner positioned on the gate region and recessed surfaces of the substrate adjacent to the gate region, the nitride liner providing a stress to a device channel underlying the gate region. The stress produced on the device channel is a longitudinal stress on the order of about 275 MPa to about 450 MPa.Type: GrantFiled: May 21, 2004Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Omer H. Dokumaci
-
Patent number: 7354835Abstract: In a method of fabricating a CMOS transistor, and a CMOS transistor fabricated according to the method, the characteristics of first and second conductivity type MOS transistors are both simultaneously improved. At the same time, the fabrication process is simplified by reducing the number of masks required. The method includes amorphizing the active region of only the second conductivity type MOS transistor, and performing selective etching to form a first recessed region of a first depth in the active region of the first conductivity type MOS transistor and a second recessed region of a second depth that is greater than the first depth in the active region of the second conductivity type MOS transistor.Type: GrantFiled: June 21, 2005Date of Patent: April 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-suk Shin, Hwa-sung Rhee, Ueno Tetsuji, Ho Lee, Seung-hwan Lee
-
Patent number: 7344951Abstract: According to one embodiment of the invention, a surface preparation method for selective and non-selective epitaxial growth includes providing a substrate having a gate region, a source region, and a drain region, etching a first portion of the source region and the drain region, and removing a second portion of the source region and the drain region by a plasma comprising a noble gas and oxygen.Type: GrantFiled: September 13, 2004Date of Patent: March 18, 2008Assignee: Texas Instruments IncorporatedInventors: Patricia B. Smith, Majid M. Mansoori, Shirin Siddiqui
-
Patent number: 7265419Abstract: A semiconductor memory device includes: a semiconductor device base having an insulating substrate and a semiconductor layer overlying it; a cell array formed on the semiconductor device base with cell transistors disposed in such a manner that each of source and drain layers is shared by adjacent two cell transistors arranged in a direction, the cell transistor having an electrically floating channel body to store data defined by a carrier accumulation state of the channel body; and logic transistors formed on the semiconductor device base to constitute a peripheral circuit of said cell array, wherein at least a part of source and drain layers of each the cell transistor is formed with a thickness different from source and drain layers of the logic transistors.Type: GrantFiled: January 25, 2005Date of Patent: September 4, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Minami
-
Patent number: 7223662Abstract: By substantially amorphizing a selectively epitaxially grown silicon layer used for forming a raised drain and source region and a portion of the underlying substrate, or just the surface region of the substrate (prior to growing the silicon overlayer), the number of interface defects located between the grown silicon layer and the initial substrate surface may be significantly reduced. Consequently, deleterious effects such as charge carrier gettering or creating diffusion paths for dopants may be suppressed.Type: GrantFiled: March 16, 2005Date of Patent: May 29, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Thorsten Kammler, Scott Luning, Linda Black
-
Patent number: 7195982Abstract: A method for manufacturing an anti-punch through semiconductor device is described. The method is applied to a substrate having a plurality of device isolation structures in parallel arrangements and the upper surface of the device isolation structures is protruded from the surface of the substrate. A plurality of conductive layers in parallel arrangement is formed on the substrate and crosses the device isolation structures. A plurality of trench devices is formed between device isolation structures under the conductive layers. Each trench device includes a first conductive doping region at the bottom of the trench. The method further includes forming spacers on the sidewalls of the device isolation structures and the conductive layers. A dopant implant process is then performed by using the spacers as a mask to form a second conductive doping region between adjacent first conductive doping regions.Type: GrantFiled: May 10, 2005Date of Patent: March 27, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Min-San Huang, Rex Young, Su-Yuan Chang
-
Semiconductor devices with a source/drain regions formed on a recessed portion of an isolation layer
Patent number: 7193276Abstract: Semiconductor devices and methods of fabricating semiconductor devices that include a substrate and a device isolation layer in the substrate that defines an active region of the substrate are provided. The device isolation layer has a vertically protruding portion having a sidewall that extends vertically beyond a surface of the substrate. An epitaxial layer is provided on the surface of the substrate in the active region and extends onto the device isolation layer. The epitaxial layer is spaced apart from the sidewall of the vertically protruding portion of the device isolation layer. A gate pattern is provided on the epitaxial layer and source/drain regions are provided in the epitaxial layer at opposite sides of the gate pattern.Type: GrantFiled: October 18, 2004Date of Patent: March 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Hoon Lim, Soon-Moon Jung, Won-Seok Cho -
Patent number: 7118952Abstract: A method of fabricating a transistor comprises the steps of: forming a gate electrode above a substrate made of a first semiconductor material having a first lattice spacing, forming recesses in the semiconductor substrate at respective locations where a source region and a drain region are to be formed, epitaxially growing a second semiconductor material having a second lattice spacing different from the first lattice spacing in the recesses, and implanting a dopant in the second semiconductor material after the growing step.Type: GrantFiled: July 14, 2004Date of Patent: October 10, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yun-Hsiu Chen, Syun-Ming Jang
-
Patent number: 7118977Abstract: According to one embodiment of the present invention, a method of forming a semiconductor device includes forming a gate stack on an outer surface of a semiconductor body. First and second sidewall bodies are formed on opposing sides of the gate stack. A first recess is formed in an outer surface of the gate stack, and a first dopant is implanted into the gate stack after the first recess is formed. The first dopant diffuses inwardly from the outer surface of the gate stack that defines the first recess. The first dopant diffuses toward an interface between the gate stack and the semiconductor body. The first recess increases the concentration of the first dopant at the interface.Type: GrantFiled: November 11, 2004Date of Patent: October 10, 2006Assignee: Texas Instruments IncorporatedInventors: PR Chidambaram, Srinivasan Chakravarthi