Comprising Antifuses, I.e., Connections Having Their State Changed From Nonconductive To Conductive (epo) Patents (Class 257/E23.147)
E Subclasses
-
Patent number: 7833860Abstract: A recessed dielectric antifuse device includes a substrate and laterally spaced source and drain regions formed in the substrate. A recess is formed between the source and drain regions. A gate and gate oxide are formed in the recess and lightly doped source and drain extension regions contiguous with the laterally spaced source and drain regions are optionally formed adjacent the recess. Programming of the recessed dielectric antifuse is performed by application of power to the gate and at least one of the source region and the drain region to breakdown the dielectric, which minimizes resistance between the gate and the channel.Type: GrantFiled: July 25, 2006Date of Patent: November 16, 2010Assignee: Micron Technology, Inc.Inventor: Dwayne Kreipl
-
Patent number: 7833843Abstract: A method of forming a memory cell involves forming a semiconductor junction diode in series with an antifuse. The cell is programmed by rupture of the antifuse. The semiconductor junction diode comprises silicon, the silicon crystallized in contact with a silicide. The silicide apparently provides a template for crystallization, improving crystallinity and conductivity of the diode, and reducing the programming voltage required to program the cell. It is advantageous to reduce a dielectric layer (such as an oxide, nitride, or oxynitride) intervening between the silicon and the silicon-forming metal during the step of forming the silicide.Type: GrantFiled: December 19, 2006Date of Patent: November 16, 2010Assignee: SanDisk 3D LLCInventor: Scott Brad Herner
-
Patent number: 7834417Abstract: An antifuse element (102, 152, 252, 302, 352, 402, 602, 652, 702) includes a substrate material (101) having an active area (106) formed in an upper surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a gate oxide layer (110) disposed between the gate electrode (104) and the active area (106). The gate oxide layer (110) includes one of a gate oxide dip (128) or a gate oxide undercut (614). During operation a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the gate oxide layer (110) and a rupture of the gate oxide layer (110) in a rupture region (130). The rupture region (130) is defined by the oxide structure and the gate oxide dip (128) or the gate oxide undercut (614).Type: GrantFiled: March 27, 2009Date of Patent: November 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Won Gi Min, Robert W. Baird, Gordon P. Lee, Jiang-Kai Zuo
-
Publication number: 20100283504Abstract: Re-programmable antifuses and structures utilizing re-programmable antifuses are presented. Such structures include a configurable interconnect circuit having at least one re-programmable antifuse, wherein the at least one re-programmable antifuse is configured to be programmed to conduct by applying a first voltage across it and is configured to be re-programmed not to conduct by applying second voltage across it, wherein the second voltage is higher than the first voltage. Other embodiments of antifuses include an initializing step prior to programming.Type: ApplicationFiled: May 5, 2009Publication date: November 11, 2010Applicant: William Marsh Rice UniversityInventors: Zvi Or-Bach, James M. Tour, Alexander Sinitskiy, Jun Yao, Elvira Beitler
-
Patent number: 7825491Abstract: A voltage switchable dielectric material (VSD) material as part of a light-emitting component, including LEDs and OLEDs.Type: GrantFiled: November 21, 2006Date of Patent: November 2, 2010Assignee: Shocking Technologies, Inc.Inventor: Lex Kosowsky
-
Patent number: 7816189Abstract: A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.Type: GrantFiled: October 26, 2007Date of Patent: October 19, 2010Assignee: SanDisk 3D LLCInventors: Vivek Subramanian, James M. Cleeves
-
Publication number: 20100252908Abstract: An electrically alterable circuit (EAC), suitable for use in an integrated circuit, includes a first interconnect, a link element, and a second interconnect. A first set of interconnect vias provides an electrically conductive connection between the first interconnect and a first end of the link element; A second set of interconnect vias provides an electrically conductive connection between the second interconnect and a second end of the link element. The EAC further includes a third interconnect and a one or more fuse vias that provide an electrical connection between the third interconnect and the link element. A conductance of the one or more fuse vias is less than a conductance of the first set of interconnect vias, a conductance of the second set of interconnect vias, or both.Type: ApplicationFiled: April 3, 2009Publication date: October 7, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Mark E. Schlarmann
-
Publication number: 20100244115Abstract: An anti-fuse memory cell having a variable thickness gate oxide. The variable thickness gate oxide has a thick gate oxide portion and a thin gate oxide portion, where the thing gate oxide portion has at least one dimension less than a minimum feature size of a process technology. The thin gate oxide can be rectangular in shape or triangular in shape. The anti-fuse transistor can be used in a two-transistor memory cell having an access transistor with a gate oxide substantially identical in thickness to the thick gate oxide of the variable thickness gate oxide of the anti-fuse transistor.Type: ApplicationFiled: June 11, 2010Publication date: September 30, 2010Applicant: SIDENSE CORPORATIONInventors: Wlodek KURJANOWICZ, Steven SMITH
-
Patent number: 7804153Abstract: A semiconductor device having a fuse structure that can prevent a bridge between a fuse pattern and a guard ring, and a method of fabricating the same are provided. The fuse pattern formed on a multiple-layered metal interconnect layer is stepped shape increasing a vertical distance between the fuse pattern and the guard ring.Type: GrantFiled: August 23, 2007Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-kyu Bang, Jun-ho Jang, Yoo-mi Lee
-
Publication number: 20100230781Abstract: Trench anti-fuse structures, design structures embodied in a machine readable medium for designing, manufacturing, or testing a programmable integrated circuit. The anti-fuse structure includes a trench having a plurality of sidewalls that extend into a substrate, a doped region in the semiconductor material of the substrate proximate to the sidewalls of the trench, a conductive plug in the trench, and a dielectric layer on the sidewalls of the trench. The dielectric layer is disposed between the conductive plug and the doped region. The dielectric layer is configured so that a programming voltage applied between the doped region and the conductive plug causes a breakdown of the dielectric layer within a region of the trench. The trench sidewalls are arranged with a cross-sectional geometrical shape that is independent of position between a bottom wall of the deep trench and a top surface of the substrate.Type: ApplicationFiled: August 7, 2009Publication date: September 16, 2010Applicant: International Business Machines CorporationInventors: Roger A. Booth, JR., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Publication number: 20100226195Abstract: A 3D memory device includes a plurality of ridge-shaped stacks, in the form of multiple strips of conductive material separated by insulating material, arranged as bit lines which can be coupled through decoding circuits to sense amplifiers. The strips of conductive material have side surfaces on the sides of the ridge-shaped stacks. A plurality of conductive lines arranged as word lines which can be coupled to row decoders, extends orthogonally over the plurality of ridge-shaped stacks. The conductive lines conform to the surface of the stacks. Memory elements lie in a multi-layer array of interface regions at cross-points between side surfaces of the conductive strips on the stacks and the conductive lines. The memory elements are programmable, like the anti-fuses or charge trapping structures. The 3D memory is made using only two critical masks for multiple layers.Type: ApplicationFiled: January 25, 2010Publication date: September 9, 2010Applicant: Macronix International Co., Ltd.Inventor: Hang-Ting Lue
-
Patent number: 7790518Abstract: A method of trimming down the volume of a semiconductor resistor element using electrical resistance feedback. After forming conductive material disposed between a pair of electrodes, a voltage is applied to the electrodes to produce an electrical current through the conductive material sufficient to heat and melt away a portion of the conductive material. By reducing the volume of the conductive material, its resistance is increased. The application of the voltage is ceased once the desired dimensions (and thus resistivity) of the conductive material is reached. The resulting semiconductor resistor element could have a fixed resistance, or could have a variable resistance (by using phase change memory material).Type: GrantFiled: February 7, 2008Date of Patent: September 7, 2010Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Ya-Fen Lin, Zhitang Song, Songlin Feng
-
Patent number: 7786000Abstract: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.? doped regions. Another N.sup.+ doped region, functioning as a bit line, is positioned adjacent and between the two P.sup.? doped regions on the substrate. An anti-fuse is defined over the N.sup.+ doped region. Two insulator regions are deposited over the two P.sup.? doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.Type: GrantFiled: September 10, 2009Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7786549Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: September 26, 2006Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Publication number: 20100213570Abstract: An antifuse (40, 80, 90?) comprises, first (22?, 24?) and second (26?) conductive regions having spaced-apart curved portions (55, 56), with a first dielectric region (44) therebetween, forming in combination with the curved portions (55, 56) a curved breakdown region (47) adapted to switch from a substantially non-conductive initial state to a substantially conductive final state in response to a predetermined programming voltage. A sense voltage less than the programming voltage is used to determine the state of the antifuse as either OFF (high impedance) or ON (low impedance). A shallow trench isolation (STI) region (42) is desirably provided adjacent the breakdown region (47) to inhibit heat loss from the breakdown region (47) during programming. Lower programming voltages and currents are observed compared to antifuses (30) using substantially planar dielectric regions (32).Type: ApplicationFiled: February 25, 2009Publication date: August 26, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Won Gi Min, Geoffrey W. Perkins, Kyle D. Zukowski, Jiang-Kai Zuo
-
Publication number: 20100213569Abstract: An integrated circuit includes a fuse over a substrate. The fuse has a first end, a second end, and a central portion between the first end and the second end. A first dummy pattern is disposed adjacent to each side of the central portion of the fuse.Type: ApplicationFiled: December 15, 2009Publication date: August 26, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shien-Yang WU, Jye-Yen Cheng, Wei-Chan Kung
-
Patent number: 7781862Abstract: A two terminal switching device includes first and second conductive terminals and a nanotube article. The article has at least one nanotube, and overlaps at least a portion of each of the first and second terminals. The device also includes a stimulus circuit in electrical communication with at least one of the first and second terminals. The circuit is capable of applying first and second electrical stimuli to at least one of the first and second terminal(s) to change the relative resistance of the device between the first and second terminals between a relatively high resistance and a relatively low resistance. The relatively high resistance between the first and second terminals corresponds to a first state of the device, and the relatively low resistance between the first and second terminals corresponds to a second state of the device.Type: GrantFiled: November 15, 2005Date of Patent: August 24, 2010Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Mitchell Meinhold, Steven L. Konsek, Thomas Ruckes, Max Strasburg, Frank Guo, X. M. Henry Huang, Ramesh Sivarajan
-
Patent number: 7777298Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse provided on the semiconductor substrates. The electrical fuse includes a first fuse link and a second fuse link mutually connected in series, a first current inlet/outlet terminal (first terminal) and a second current inlet/outlet terminal (second terminal) respectively provided at an end and the other end of the first fuse link, and a third current inlet/outlet terminal (second terminal) and a fourth current inlet/outlet terminal (third terminal) provided at an end and the other end of the second fuse link.Type: GrantFiled: July 13, 2009Date of Patent: August 17, 2010Assignee: NEC Electronics CorporationInventors: Hiroaki Ohkubo, Yasutaka Nakashiba
-
Patent number: 7772591Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) transistor serves as an electrically-programmable antifuse. The antifuse transistor has source, drain, gate, and substrate terminals. The gate has an associated gate oxide. In its unprogrammed state, the gate oxide is intact and the antifuse has a relatively high resistance. During programming, the gate oxide breaks down, so in its programmed state the antifuse transistor has a relatively low resistance. The antifuse transistor can be programmed by injecting hot carriers into the substrate of the device in the vicinity of the drain. Because there are more hot carriers at the drain than at the substrate, the gate oxide is stressed asymmetrically, which enhances programming efficiency. Feedback can be used to assist in turning the antifuse transistor on to inject the hot carriers.Type: GrantFiled: November 10, 2006Date of Patent: August 10, 2010Assignee: Altera CorporationInventors: Chih-Ching Shih, Cheng H. Huang, Hugh Sung-Ki O, Yow-Juang (Bill) Liu
-
Patent number: 7767499Abstract: A method is disclosed to form an upward-pointing p-i-n diode formed of deposited silicon, germanium, or silicon-germanium. The diode has a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The top heavily doped p-type region is doped with arsenic, and the semiconductor material of the diode is crystallized in contact with an appropriate silicide, germanide, or silicide-germanide. A large array of such upward-pointing diodes can be formed with excellent uniformity of current across the array when a voltage above the turn-on voltage of the diodes is applied. This diode is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: March 27, 2007Date of Patent: August 3, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Publication number: 20100187638Abstract: An anti-fuse cell includes a standard MOS transistor of an integrated circuit, with source (7) and drain (8) regions covered with a metal silicide layer (12, 13), and at least one track (24) of a resistive layer at least partially surrounding said MOS transistor, and adapted to pass a heating current such that the metal of said metal silicide diffuses across drain and/or source junctions.Type: ApplicationFiled: December 23, 2005Publication date: July 29, 2010Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Bertrand Borot, Roberto Maurizio Gonella, Sebastien Fabre
-
Patent number: 7755163Abstract: To provide an antifuse element comprising a gate electrode, a depletion channel region, a gate insulating film between the gate electrode and the channel region, and a diffusion layer region forming a junction with the channel region. An end of the gate electrode coincides substantially with a boundary between the channel region and the diffusion layer region as seen from a planar view, and is formed in a zigzag configuration. The end of the gate electrode is longer than the end with linear configuration and the end of the gate insulating film is likely to be subjected to breakdown.Type: GrantFiled: July 24, 2008Date of Patent: July 13, 2010Assignee: Elpida Memory, Inc.Inventor: Sumio Ogawa
-
Patent number: 7755162Abstract: An anti-fuse memory cell having a variable thickness gate oxide. The variable thickness gate oxide has a thick gate oxide portion and a thin gate oxide portion, where the thing gate oxide portion has at least one dimension less than a minimum feature size of a process technology. The thin gate oxide can be rectangular in shape or triangular in shape. The anti-fuse transistor can be used in a two-transistor memory cell having an access transistor with a gate oxide substantially identical in thickness to the thick gate oxide of the variable thickness gate oxide of the anti-fuse transistor.Type: GrantFiled: June 13, 2007Date of Patent: July 13, 2010Assignee: Sidense Corp.Inventors: Wlodek Kurjanowicz, Steven Smith
-
Patent number: 7741721Abstract: Electrical fuses and resistors having a sublithographic lateral or vertical dimension are provided. A conductive structure comprising a conductor or a semiconductor is formed on a semiconductor substrate. At least one insulator layer is formed on the conductive structure. A recessed area is formed in the at least one insulator layer. Self-assembling block copolymers are applied into the recessed area and annealed to form a first set of polymer blocks and a second set of polymer blocks. The first set of polymer blocks are etched selective to the second set and the at least one insulator layer. Features having sublithographic dimensions are formed in the at least one insulator layer and/or the conductive structure. Various semiconductor structures having sublithographic dimensions are formed including electrical fuses and resistors.Type: GrantFiled: July 31, 2007Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Charles T. Black, Matthew E. Colburn, Timothy J. Dalton, Daniel C. Edelstein, Wai-Kin Li, Anthony K. Stamper, Haining S. Yang
-
Patent number: 7732893Abstract: The present invention provides an electrical fuse structure for achieving a post-programming resistance distribution with higher resistance values and to enhance the reliability of electrical fuse programming. A partly doped electrical fuse structure with undoped semiconductor material in the cathode combined with P-doped semiconductor material in the fuselink and anode is disclosed and the data supporting the superior performance of the disclosed electrical fuse is shown.Type: GrantFiled: March 7, 2007Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventors: Subramanian S. Iyer, Deok-Kee Kim, Chandrasekharan Kothandaraman, Byeongju Park
-
Patent number: 7728390Abstract: A method for preventing arcing during deep via plasma etching is provided. The method comprises forming a first patterned set of parallel conductive lines over a substrate and forming a plurality of semiconductor pillars on the first patterned set of parallel conductive lines and extending therefrom, wherein a pillar comprises a first barrier layer, an antifuse layer, a diode, and a second barrier layer, wherein an electric current flows through the diode upon a breakdown of the antifuse layer. The method further comprises depositing a dielectric between the plurality of semiconductor pillars, and plasma etching a deep via recess through the dielectric and through the underlying layer after the steps of forming a plurality of semiconductor pillars and depositing a dielectric. An embodiment of the invention comprises a memory array device.Type: GrantFiled: May 6, 2005Date of Patent: June 1, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiu-Lan Kuo, Kern-Huat Ang
-
Publication number: 20100109122Abstract: Methods of fabricating a multi-layer semiconductor structure are provided. In one embodiment, a method includes depositing a first dielectric layer over a semiconductor structure, depositing a first metal layer over the first dielectric layer, patterning the first metal layer to form a plurality of first metal lines, and depositing a second dielectric layer over the first metal lines and the first dielectric layer. The method also includes removing a portion of the second dielectric layer over selected first metal lines to expose a respective top surface of each of the selected first metal lines. The method further includes reducing a thickness of the selected first metal lines to be less than a thickness of the unselected first metal lines. A multi-layer semiconductor structure is also provided.Type: ApplicationFiled: November 5, 2008Publication date: May 6, 2010Applicant: STMICROELECTRONICS INC.Inventors: Hai Ding, Fuchao Wang, Zhiyong Xie
-
Publication number: 20100078759Abstract: A metal-insulator diode is disclosed. In one aspect, the metal-insulator diode comprises first and second electrode and first and second insulators arraigned as follows. An insulating region has a trench formed therein. The trench has a bottom and side walls. The first electrode, which comprises a first metal, is on the side walls and over the bottom of the trench. A first insulator has a first interface with the first electrode. At least a portion of the first insulator is within the trench. A second insulator has a second interface with the first insulator. At least a portion of the second insulator is within the trench. The second electrode, which comprises a second metal, is in contact with the second insulator. The second electrode at least partially fills the trench.Type: ApplicationFiled: September 29, 2008Publication date: April 1, 2010Inventors: Deepak C. Sekar, Tanmay Kumar, Peter Rabkin, Er-Xuan Ping, Xiying Chen
-
Patent number: 7687883Abstract: An antifuse device (120) that includes a bias element (124) and an programmable antifuse element (128) arranged in series with one another so as to form a voltage divider having an output node (F) located between the bias and antifuse elements. When the antifuse device is in its unprogrammed state, each of the bias element and antifuse element is non-conductive. When the antifuse device is in its programmed state, the bias element remains non-conductive, but the antifuse element is conductive. The difference in the resistance of the antifuse element between its unprogrammed state and programmed state causes the difference in voltages seen at the output node to be on the order of hundreds of mili-volts when a voltage of 1 V is applied across the antifuse device. This voltage difference is so high that it can be readily sensed using a simple sensing circuit (228).Type: GrantFiled: January 26, 2007Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: John A. Fifield, Wagdi W. Abadeer, William R. Tonti
-
Patent number: 7683456Abstract: In one aspect, a semiconductor device includes an array of memory cells. Individual memory cells of the array include a capacitor having first and second electrodes, a dielectric layer disposed between the first and second electrodes. Select individual capacitors are energized so as to blow the dielectric layer to establish a connection between the first and second electrodes such that, after blowing the dielectric layer, the second electrode is coupled to a cell plate generator establishing a bias connection therebetween. Cell plate bias connection methods are also described.Type: GrantFiled: May 13, 2005Date of Patent: March 23, 2010Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7678620Abstract: A method for making a one time programmable (OTP) memory array includes providing a wafer comprising a buried insulator layer and a semiconductor layer over the buried insulator layer and forming a plurality of bit lines in the semiconductor layer. Each of the plurality of bit lines comprise a portion of the semiconductor layer and the plurality of bit lines are separated from each other by isolation regions formed in the semiconductor layer. The method further includes forming an anti-fuse dielectric layer over and in physical contact with the plurality of bit lines and the isolation regions, and forming a plurality of word lines over and in physical contact with the anti-fuse dielectric layer.Type: GrantFiled: October 5, 2006Date of Patent: March 16, 2010Assignee: Freescale Semiconductor, Inc.Inventor: Alexander B. Hoefler
-
Patent number: 7674691Abstract: An antifuse having a link including a region of unsilicided semiconductor material may be programmed at reduced voltage and current and with reduced generation of heat by electromigration of metal or silicide from a cathode into the region of unsilicided semiconductor material to form an alloy having reduced bulk resistance. The cathode and anode are preferably shaped to control regions from which and to which material is electrically migrated. After programming, additional electromigration of material can return the antifuse to a high resistance state. The process by which the antifuse is fabricated is completely compatible with fabrication of field effect transistors and the antifuse may be advantageously formed on isolation structures.Type: GrantFiled: March 7, 2007Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Alberto Cestero, Byeongju Park, John M. Safran
-
Patent number: 7671444Abstract: The disclosure relates generally to integrated circuit (IC) chip fabrication, and more particularly, to an e-fuse device including an opening, a first via and a second via in an interlayer dielectric, wherein the opening, the first via and the second via are connected to an interconnect below the interlayer dielectric; a dielectric layer that encloses the first via and the second via; and a metal layer over the dielectric layer, wherein the metal layer fills the opening with a metal, and wherein the first via and the second via are substantially empty to allow for electromigration of the interconnect during re-programming of the e-fuse device.Type: GrantFiled: June 25, 2007Date of Patent: March 2, 2010Assignee: International Business Machines CorporationInventors: Ping-Chuan Wang, Wai-Kin Li
-
Publication number: 20100032732Abstract: An electrical antifuse comprising a field effect transistor includes a gate dielectric having two gate dielectric portions. Upon application of electric field across the gate dielectric, the magnitude of the electrical field is locally enhanced at the boundary between the thick and thin gate dielectric portions due to the geometry, thereby allowing programming of the electrical antifuse at a lower supply voltage between the two electrodes, i.e., the body and the gate electrode of the transistor, across the gate dielectric.Type: ApplicationFiled: August 6, 2008Publication date: February 11, 2010Applicant: International Business Machines CorporationInventors: Roger A. Booth, JR., Kangguo Cheng, Chandrasekharan Kothandaraman, Chengwen Pei, Ravi M. Todi, Xiaojun Yu
-
Patent number: 7655509Abstract: An antifuse contains a first silicide layer, a grown silicon oxide antifuse layer on a first surface of the first silicide layer, and a first semiconductor layer having a first surface in contact with the antifuse layer.Type: GrantFiled: September 13, 2007Date of Patent: February 2, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7652342Abstract: Nanotube transfer devices controllably form a nanotube-based electrically conductive channel between a first node and a second node under the control of a control structure. A control structure induces a nanotube channel element to deflect so as to form and unform the conductive channel between the nodes. The nanotube channel element is not in permanent electrical contact with either the first node or the second node. The nanotube channel element may have a floating potential in certain states of the device. Each output node may be connected to an arbitrary network of electrical components. The nanotube transfer device may be volatile or non-volatile. In preferred embodiments, the nanotube transfer device is a three-terminal device or a four-terminal device. Electrical circuits are provided that ensure proper switching of nanotube transfer devices interconnected with arbitrary circuits. The circuits may overdrive the control structure to induce the desired state of channel formation.Type: GrantFiled: January 10, 2005Date of Patent: January 26, 2010Assignee: Nantero, Inc.Inventor: Claude L. Bertin
-
Publication number: 20090321735Abstract: An antifuse having a link including a region of unsilicided semiconductor material may be programmed at reduced voltage and current and with reduced generation of heat by electromigration of metal or silicide from a cathode into the region of unsilicided semiconductor material to form an alloy having reduced bulk resistance. The cathode and anode are preferably shaped to control regions from which and to which material is electrically migrated. After programming, additional electromigration of material can return the antifuse to a high resistance state. The process by which the antifuse is fabricated is completely compatible with fabrication of field effect transistors and the antifuse may be advantageously formed on isolation structures.Type: ApplicationFiled: September 8, 2009Publication date: December 31, 2009Inventors: Alberto Cestero, Byeongju Park, John M. Safran
-
Patent number: 7638855Abstract: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P? doped regions. Another N+ doped region, functioning as a bit line, is positioned adjacent and between the two P? doped regions on the substrate. An anti-fuse is defined over the N+ doped region. Two insulator regions are deposited over the two P? doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.Type: GrantFiled: May 6, 2005Date of Patent: December 29, 2009Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Publication number: 20090315109Abstract: A semiconductor device includes a deep N-type well region which may be formed by applying an ion-implantation process, using a mask, to a predetermined pattern over a portion of a semiconductor substrate over which an oxide film is formed, a dwell region which may be formed by applying an ion-implantation process, using a mask, to a predetermined pattern over a portion of the N-type well region, a shallow N-type well region and a drain region which may be respectively formed by applying an ion-implantation process, using a mask, to a predetermined pattern over a portion of the deep N-type well region, a source region which may be formed by applying an ion-implantation process, using a mask, to a predetermined pattern over a portion of the dwell region, a contact hole which may be formed by being filled with a metal after forming an inter-metal dielectric layer over a portion of the semiconductor substrate over which the source region is formed, and a metal line formed over a portion of the contact hole.Type: ApplicationFiled: June 15, 2009Publication date: December 24, 2009Inventor: Min-Seok Kim
-
Patent number: 7633136Abstract: A semiconductor device includes an interlayer insulating film on a substrate. A runner part includes a plurality of runner lines spaced apart from each other by a regular interval under the interlayer insulating film. A fuse cut part includes a plurality of fuse lines spaced apart from each other by a wider interval than the interval between the runner lines. A via in the interlayer insulating film connects a fuse line and a runner line to each other.Type: GrantFiled: December 6, 2006Date of Patent: December 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Man-Jong Yu
-
Patent number: 7622307Abstract: A semiconductor device includes at least one phase-change pattern disposed on a semiconductor substrate. A planarized capping layer, a planarized protecting layer, and a planarized insulating layer are sequentially stacked to surround sidewalls of the at least one phase-change pattern. An interconnection layer pattern is disposed on the planarized capping layer, the planarized protecting layer, and the planarized insulating layer. The interconnection layer pattern is in contact with the phase-change pattern.Type: GrantFiled: July 19, 2005Date of Patent: November 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Won-Cheol Jeong
-
Publication number: 20090273056Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse provided on the semiconductor substrates. The electrical fuse includes a first fuse link and a second fuse link mutually connected in series, a first current inlet/outlet terminal (first terminal) and a second current inlet/outlet terminal (second terminal) respectively provided at an end and the other end of the first fuse link, and a third current inlet/outlet terminal (second terminal) and a fourth current inlet/outlet terminal (third terminal) provided at an end and the other end of the second fuse link.Type: ApplicationFiled: July 13, 2009Publication date: November 5, 2009Applicant: NEC ELECTRONICS CORPORATIONInventors: Hiroaki OHKUBO, Yasutaka NAKASHIBA
-
Publication number: 20090267154Abstract: An integrated circuit (25) formed at a semiconducting surface of a substrate including a common p-layer (38) includes functional circuitry (24) formed on the p-layer (38) including a plurality of terminals (IN, OUT, I/O) coupled to the functional circuitry (24). At least one ESD protection cell (30; in more detail 200) is connected to at least one of the plurality of terminals of the functional circuitry (24). The protection cell includes at least a first Nwell (37) formed in the p-layer (38), a p-doped diffusion (36) within the first Nwell (37) to form at least one Nwell diode comprising an anode (37) and a cathode (36). An NMOS transistor 200 is formed in or on the p-layer (38) comprising a n+ source (43), n+ drain (44) and a channel region comprising a p-region (41) between the source and drain, and a gate electrode (45) on a gate dielectric (46) on the channel region.Type: ApplicationFiled: April 23, 2008Publication date: October 29, 2009Applicant: Texas Instruments IncorporatedInventors: Gianluca Boselli, Charvaka Duvvury
-
Publication number: 20090267160Abstract: A semiconductor device comprises an anti-fuse element. The anti-fuse element includes a semiconductor substrate, a first gate insulating film, a first gate electrode, a high-concentration impurity region formed in the semiconductor substrate under the first gate electrode, and first source/drain regions provided in the semiconductor substrate on both sides of the high-concentration impurity region. The first source/drain regions contain an impurity having the same conduction type as conduction type of the high-concentration impurity region.Type: ApplicationFiled: April 22, 2009Publication date: October 29, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Teruhisa ICHISE
-
Publication number: 20090256624Abstract: Provided are an antifuse and methods of operating and manufacturing the same. The antifuse may include first and second conductors separate from each other; a dielectric layer for an antifuse between the first and second conductors; and a diffusion layer between one of the first and second conductors and the dielectric layer.Type: ApplicationFiled: April 7, 2009Publication date: October 15, 2009Inventors: Deok-kee Kim, Jung-Hun Sung, Sang-moo Choi, Soo-Jung Hwang
-
Publication number: 20090251201Abstract: Provided may be a multi-level anti-fuse and methods of fabricating and operating the same. The multi-level anti-fuse may include at least three anti-fuses having a plurality of anti-fuses connected in parallel constituting a parallel connection structure and at least one anti-fuse connected to the parallel connection structure in series, wherein the parallel connection structure may have a smaller resistance than the resistance of the anti-fuse connected in series, the plurality of anti-fuses connected in parallel may include dielectric layers having different thicknesses from one another, and the breakdown voltages of each dielectric layer may be different from one another.Type: ApplicationFiled: April 2, 2009Publication date: October 8, 2009Inventors: Junghun SUNG, Sangmoo CHOI, Deokkee KIM, Soojung Hwang
-
Publication number: 20090224325Abstract: An antifuse element (102, 152, 252, 302, 352, 402, 602, 652, 702) includes a substrate material (101) having an active area (106) formed in an upper surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a gate oxide layer (110) disposed between the gate electrode (104) and the active area (106). The gate oxide layer (110) includes one of a gate oxide dip (128) or a gate oxide undercut (614). During operation a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the gate oxide layer (110) and a rupture of the gate oxide layer (110) in a rupture region (130). The rupture region (130) is defined by the oxide structure and the gate oxide dip (128) or the gate oxide undercut (614).Type: ApplicationFiled: March 27, 2009Publication date: September 10, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Won Gi Min, Robert W. Baird, Gordon P. Lee, Jiang-Kai Zuo
-
Publication number: 20090212389Abstract: A semiconductor device with a capacitor and a fuse, and a method for manufacturing the same are described. The semiconductor device comprises a semiconductor substrate having a capacitor region and a fuse region defined therein, a insulating layer over the semiconductor substrate, a storage node hole formed in the insulating layer, a barrier metal in the storage node hole, a dielectric layer formed on the barrier metal and the insulating layer, a lower metal layer for a plate electrode filling the storage node hole such that it is flush with the dielectric layer, an upper metal layer for the plate electrode on the dielectric layer and lower metal layer for the plate electrode; and a fuse metal layer formed of the same material as that of the upper metal layer for the plate electrode on the dielectric layer in the fuse region.Type: ApplicationFiled: April 30, 2009Publication date: August 27, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Roh Il Cheol
-
Patent number: 7579236Abstract: A nonvolatile memory device may include a semiconductor substrate; first and second floating gate electrodes formed on the semiconductor substrate; a control gate electrode formed on the first and second floating gate electrodes that may include a line body and a first leg, second leg, and third leg extending vertically from the line body toward the semiconductor substrate; and an inter-layer insulating film interposed between the semiconductor substrate and a lower end of the first leg and between the semiconductor substrate and a lower end of the second leg.Type: GrantFiled: October 31, 2006Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-hyon Ahn, Jin-woo Kim
-
Patent number: 7579266Abstract: When the film thickness of an insulating film on a fuse connected to a circuit is not uniform within a wafer surface, there was a problem that disconnection of the fuse might become insufficient due to the insufficient intensity of a laser or disconnection of even an adjacent fuse due to excessive laser irradiation might occur. Further, a problem also occurred that after disconnection of the fuse, moisture entered from exterior through the region in which the fuse has been disconnected, so that the quality of a film underlying the fuse was adversely affected. After a SiON film, a SiN film, and a SiO2 film have been formed to cover the fuse in this stated order, etching is performed to the SiN film, which is an etching stopper film. The SiON film having a uniform and desired film thickness is thereby formed on the fuse.Type: GrantFiled: November 30, 2007Date of Patent: August 25, 2009Assignee: NEC Electronics CorporationInventor: Takashi Sakoh