Abstract: A pad electrode such that a conductive film is used as the pad electrode in a semiconductor device has an object of preventing Al corrosion and improving Au bonding wire durability. A semiconductor device according to the invention includes a conductive film of Al or having Al as a main component on which a signal processing circuit and a pad electrode portion are formed, a metal film formed on the conductive film, and a protective film formed on the metal film, wherein a metal film region in which atoms derived from the metal film are implanted is formed on a surface of the conductive film exposed by an opening formed in one portion of the protective film and the metal film, and adopted as the pad electrode.
Abstract: A semiconductor component includes a semiconductor die and a copper-containing electrical conductor. The semiconductor die has a semiconductor device region, an aluminum-containing metal layer on the semiconductor device region, and at least one additional metal layer on the aluminum-containing metal layer which is harder than the aluminum-containing metal layer. The copper-containing electrical conductor is bonded to the at least one additional metal layer of the semiconductor die via an electrically conductive coating of the copper-containing electrical conductor which is softer than the copper of the copper-containing electrical conductor.
Abstract: A semiconductor wafer having a plurality of interconnect layers, includes a plurality of chip-composing portions, a dicing region separating the chip-composing portions from each other, and a plurality of inter-chip interconnects formed in the dicing region and electrically connecting adjacent ones of the chip-composing portions, wherein each of the inter-chip interconnects has a width of an intermediate portion narrower than widths of connection end portions connected to the adjacent ones of the chip-composing portions.
Type:
Application
Filed:
April 3, 2012
Publication date:
July 26, 2012
Applicant:
RENESAS ELECTRONICS CORPORATION
Inventors:
Shinichi UCHIDA, Yoshitsugu Kawashima, Hiroshi Ise
Abstract: Electronic devices and design structures of electronic devices containing metal silicide layers. The devices include: a thin silicide layer between two dielectric layers, at least one metal wire abutting a less than whole region of the silicide layer and in electrical contact with the silicide layer.
Type:
Grant
Filed:
June 20, 2008
Date of Patent:
March 6, 2012
Assignee:
International Business Machines Corporation
Inventors:
Felix Patrick Anderson, Zhong-Xiang He, Thomas Leddy McDevitt, Eric Jeffrey White
Abstract: An integrated circuit as described herein includes an upper interconnect level including a continuous upper interconnect area, the continuous upper interconnect area including a plurality of upper contact openings. The integrated circuit further includes a lower interconnect level including a continuous lower interconnect area, the continuous lower interconnect area including a plurality of lower contact openings. First contacts extend through the lower contact openings to the upper interconnect area and second contact openings extend through the upper contact openings to the lower interconnect area.
Type:
Application
Filed:
August 24, 2010
Publication date:
March 1, 2012
Applicant:
INFINEON TECHNOLOGIES AG
Inventors:
Herbert Gietler, Gerhard Zojer, Benjamin Finke
Abstract: A film forming method includes the steps of forming a F-doped carbon film by using a source gas containing C and F, and modifying the F-doped carbon film by radicals, the source gas having a F/C ratio larger than 1 and smaller than 2, the F/C ratio being defined as a ratio of a number of F atoms to a number of C atoms in a source gas molecule.
Abstract: An integrated circuit structure includes a semiconductor substrate; an interconnect structure over the semiconductor substrate, wherein the interconnect structure comprises a top inter-metal dielectric (IMD); an opening penetrating the interconnect structure into the semiconductor substrate; a conductor in the opening; and an isolation layer having a vertical portion and a horizontal portion physically connected to each other. The vertical portion is on sidewalls of the opening. The horizontal portion is directly over the interconnect structure. The integrated circuit structure is free from passivation layers vertically between the top IMD and the horizontal portion of the isolation layer.
Abstract: The radio frequency (RF) impedance of a metal trace at gigahertz frequencies is reduced by forming the metal trace to have a base region and a number of fins that extend away from the base region. When formed in a spiral configuration having a number of loops, the metal trace forms an inductor with an increased quality factor (Q).
Type:
Grant
Filed:
July 23, 2004
Date of Patent:
August 23, 2011
Assignee:
National Semiconductor Corporation
Inventors:
Peter J. Hopper, Peter Johnson, Kyuwoon Hwang, Michael Mian, Robert Drury
Abstract: Illumination devices (7a) and (7b) which irradiate light having a wavelength of 1.1 ?m or less are arranged on a front surface and a rear surface of a cover (8) of a dicing device (1). After a wafer is placed on a dicing stage (3), when the wafer is diced by a blade (4a) attached to a spindle (5), light is irradiated on an entire surface of an upper surface (element forming surface) of the wafer by the illumination devices (7a) and (7b). At this time, an illuminance of light on the wafer is set at 70 lux or more and 2000 lux or less. By this means, during a dicing operation, an area to be a light-shielded area by the spindle (5) or the like is not present on the wafer.
Abstract: A method of activating a metal structure on an intermediate semiconductor device structure toward metal plating. The method comprises providing an intermediate semiconductor device structure comprising at least one first metal structure and at least one second metal structure on a semiconductor substrate. The at least one first metal structure comprises at least one aluminum structure, at least one copper structure, or at least one structure comprising a mixture of aluminum and copper and the at least one second metal structure comprises at least one tungsten structure. One of the at least one first metal structure and the at least one second metal structure is activated toward metal plating without activating the other of the at least one first metal structure and the at least one second metal structure. An intermediate semiconductor device structure is also disclosed.
Type:
Grant
Filed:
February 5, 2007
Date of Patent:
December 21, 2010
Assignee:
Micron Technology, Inc.
Inventors:
Salman Akram, James M. Wark, William M. Hiatt
Abstract: An interconnection structure includes a lower layer metal wire in a first inter-metal dielectric layer on a substrate; a second inter-metal dielectric layer on the first inter-metal dielectric layer and covering the lower layer metal wire; an upper layer metal wire on the second inter-metal dielectric layer; and a via interconnection structure in the second inter-metal dielectric layer for interconnecting the upper layer metal wire with the lower layer metal wire, wherein the via interconnection structure comprises a tungsten stud on the lower layer metal wire, and an aluminum plug stacked on the tungsten stud.
Type:
Application
Filed:
June 16, 2009
Publication date:
December 16, 2010
Inventors:
Wen-Ping Liang, Yu-Shan Chiu, Kuo-Hui Su
Abstract: A semiconductor device includes a pattern layer formed on and/or over a semiconductor substrate, a fluorine-diffusion barrier layer containing a silicon-doped silicon oxide formed on and/or over the pattern layer, and an interlayer dielectric layer containing fluorine formed on and/or over the fluorine-diffusion barrier layer.
Abstract: An electronic device that has an integrated circuit die with a plurality of contacts pads, a printed circuit board with a plurality of conductors corresponding to each of the contact pads respectively, wire bonds electrically connecting each of the contact pads to the corresponding conductors and, an adhesive surface positioned between the contacts pads and the corresponding conductors. The wire bonds are secured to the adhesive surface to hold them in a low profile configuration.
Type:
Application
Filed:
March 12, 2008
Publication date:
March 26, 2009
Inventors:
Kia Silverbrook, Laval Chung-Long-Shan, Kiangkai Tankongchumruskul
Abstract: There is provided a connection structure between a Si electrode (Si member) and an Al wire (Al member). Between the Si electrode and the Al wire, a first part and second parts are present in interposed relation. Each of the first and second parts is in contact with the Si electrode and with the Al wire. In the first part, a Si oxide layer and an Al oxide layer are present. The Si oxide layer is in contact with the Si electrode. The Al oxide layer is interposed between the Si oxide layer and the Al wire. In some of the second parts, Al is present. In the others of the second parts, a Si portion and an Al portion are present.