Abstract: The present invention alters the frequency response of an optoelectronic device to match a driver circuit that drives the optoelectronic device. The optoelectronic device is formed on a first substrate. A matching circuit is also formed on the first substrate and coupled to the optoelectronic device to change its frequency response. The matching circuit provides a precise and repeatable amount of inductance to an optoelectronic device.
Type:
Grant
Filed:
May 24, 2007
Date of Patent:
August 11, 2009
Assignee:
Avago Technologies Fiber IP (Singapore) Pte. Ltd.
Abstract: The present invention relates to a metal-semiconductor contact comprising a semiconductor layer and comprising a metallization applied to the semiconductor layer, a high dopant concentration being introduced into the semiconductor layer such that a non-reactive metal-semiconductor contact is formed between the metallization and the semiconductor layer. The metallization and/or the semiconductor layer are formed in such a way that only a fraction of the introduced doping concentration is electrically active, and a semiconductor layer doped only with this fraction of the doping concentration only forms a Schottky contact when contact is made with the metallization. Furthermore, the invention relates to a semiconductor component comprising a drain zone, body zones embedded therein and source zones again embedded therein. The semiconductor component has metal-semiconductor contacts in which the contacts made contact only with the source zones but not with the body zones.
Type:
Grant
Filed:
June 19, 2006
Date of Patent:
July 14, 2009
Assignee:
Infineon Technologies AG
Inventors:
Holger Kapels, Anton Mauder, Hans-Joachim Schulze, Helmut Strack, Jenoe Tihanyi
Abstract: The present invention discloses a semiconductor source/drain contact structure, which comprises a substrate, a source/drain region disposed in the substrate, at least one non-silicided conductive layer including a barrier layer disposed over and in contact with the source/drain region, and one or more contact hole filling metals disposed over and in contact with the at least one non-silicided conductive layer, wherein a first contact area between the at least one non-silicided conductive layer and the source/drain region is substantially larger than a second contact area between the one or more contact hole filling metals and the at least one non-silicided conductive layer.
Abstract: A semiconductor apparatus is provided that includes a radiator for efficiently radiating heat generated in a wiring layer used in a surge current path of an electrostatic discharge protection circuit, and also for protecting the wiring layer itself used as the surge current path. The semiconductor apparatus includes an input protection circuit coupled to a wiring provided between an external terminal and an internal circuit, the input protection circuit includes a protection element for protecting the internal circuit from an excessive electrostatic surge input supplied to the external terminal. The semiconductor apparatus further includes a first metal wiring layer coupled to the input protection circuit and included in a current path for the surge electrostatic surge input, and a radiator including a sufficient thermal conductivity material coupled to the first metal wiring layer.
Abstract: An epitaxially layered structure with gate voltage bias supply circuit element for improvement in performance for semiconductor field effect transistor (FET) devices utilizes a structure comprised of a substrate, a first layer semiconductor film of either an n-type or a p-type grown epitaxially on the substrate, with the possibility of a buffer layer between the substrate and first layer film, an active semiconductor layer grown epitaxially on the first semiconductor layer with the conductivity type of the active layer being opposite that of the first semiconductor layer, with the active layer having a gate region and a drain region and a source region with electrical contacts to gate, drain and source regions sufficient to form a FET, an electrical contact on either the substrate or the first semiconductor layer, and a gate voltage bias supply circuit element electrically connected to gate contact and to substrate or first semiconductor layer with voltage polarity and magnitude sufficient to increase device
Type:
Grant
Filed:
January 25, 2006
Date of Patent:
May 12, 2009
Assignee:
Moxtronics, Inc.
Inventors:
Yungryel Ryu, Tae-seok Lee, Henry W. White
Abstract: A method used to form a semiconductor device provides a silicide layer on a plurality of transistor word lines and on a plurality of conductive plugs. In one embodiment, the word lines, one or more sacrificial dielectric layers on the word lines, conductive plugs, and a conductive enhancement layer are formed through the use of a single mask. An in-process semiconductor device which may be formed using one embodiment of the inventive method is also described.
Type:
Grant
Filed:
October 10, 2006
Date of Patent:
March 10, 2009
Assignee:
Micron Technology, Inc.
Inventors:
Fredrick D. Fishburn, Terrence B. McDaniel, Richard H. Lane
Abstract: A semiconductor device fabrication method and a semiconductor layer formation method for making a semiconductor layer having excellent morphology selectively epitaxial-grow over a semiconductor, and a semiconductor device. When a recessed source/drain pMOSFET is fabricated, a gate electrode is formed over a Si substrate in which STIs are formed with a gate insulating film therebetween (step S1). After a side wall is formed (step S2), recesses are formed in portions of the Si substrate on both sides of the side wall (step S3). A SiGe layer including a lower layer portion and an upper layer portion is formed in the recesses of the Si substrate. The lower layer portion and the upper layer portion included in the SiGe layer are made to epitaxial-grow under a condition that growth selectivity of the lower layer portion with respect to the side wall and the STIs is lower than growth selectivity of the upper layer portion with respect to the side wall and the STIs (steps S4 and S5).
Abstract: A semiconductor device has a substrate having a plurality of neighboring trenches, and a contact area, one mesa stripe each being formed between two neighboring trenches. The contact area contacts mesa stripes and surrounds an opening region in which the contact area is not formed and which is formed such that the contact area contacts the same mesa stripes at two positions between which the opening region is arranged, and the opening region having a region of elongate extension which intersects the mesa stripes in a skewed or perpendicular manner.
Type:
Application
Filed:
April 30, 2008
Publication date:
December 4, 2008
Applicant:
INFINEON TECHNOLOGIES AUSTRIA AG
Inventors:
Mathias Hans-Ulrich Alexander Von Borcke, Markus Zundel, Uwe Schmalzbauer
Abstract: An unstable factor that the orientation of liquid crystal is fixed and left after a drive power source is turned off is reduced, preferable display quality is realized, and long term reliability is improved. After the drive power source is turned off, in order to block an electric field produced by charges left in a first electrode (485), a second electrode 492 is provided to overlap the first electrode. The first electrode is overlapped at 70% or more of its area with the second electrode. In addition, when the first electrode is used as an electrode composing a retaining capacitor 505, the retaining capacitor is overlapped at 90% or more of its area with the second electrode.
Type:
Grant
Filed:
August 10, 2001
Date of Patent:
November 25, 2008
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: A contact structure having silicide layers, a semiconductor device employing the same, and methods of fabricating the contact structure and semiconductor device are provided. The contact structure includes a first conductive region and a second conductive region on a substrate. An insulating layer covers the first and second conductive regions. A first contact hole and a second contact hole are formed through the insulating layer and expose the first and second conductive regions, respectively. A first silicide layer having a first thickness is on the first conductive region exposed by the first contact hole. A second silicide layer having a second thickness different than the first thickness is on the second conductive region exposed by the second contact hole.
Abstract: Disclosed herein are various embodiments of techniques for preventing silicide stringer or encroachment formation during metal salicide formation in semiconductor devices. The disclosed technique involves depositing a protective layer, such as a nitride or other dielectric layer, over areas of the semiconductor device where metal silicide formation is not desired because such formation detrimentally affects device performance. For example, silicon particles that may remain in device features that are formed through silicon oxidation, such as under the gate sidewall spacers and proximate to the perimeter of shallow trench isolation structures, are protected from reacting with metal deposited to form metal silicide in certain areas of the device. As a result, silicide stringers or encroachment in undesired areas is reduced or eliminated by the protective layer.
Abstract: This semiconductor device has an MOS transistor equipped with a gate electrode formed on a semiconductor substrate, a source region next to one side of the gate electrode, and a drain region next to another side of the gate electrode, wherein an upper end of the source region and an upper end of the drain region are at positions where are higher than a top surface of the semiconductor substrate, and the height of the upper end of the drain region differs from the height of the upper end of the source region.
Abstract: The present invention discloses a semiconductor device and a manufacturing method thereof which improves its characteristics even though it is miniaturized. According to one aspect of the present invention, it is provided a semiconductor device comprising a first semiconductor element device including a pair of first diffusion layers formed in the semiconductor substrate with a first gate electrode therebetween, and a first conductor layer formed in the first diffusion layer and having an internal stress in a first direction, and a second semiconductor element device including a pair of second diffusion layers formed in the semiconductor substrate with a second gate electrode therebetween, and a second conductor layer formed in the second diffusion layer, having an internal stress in a second direction opposite to the first direction, and constituted of the same element as that of the first conductor layer.
Abstract: An apparatus (200) such as a semiconductor device comprises a gate electrode (201) and at least a first electrode (202). The first electrode preferably has an established perimeter that at least partially overlaps with respect to the gate electrode to thereby form a corresponding transistor channel. In a preferred approach the first electrode has a surface area that is reduced notwithstanding the aforementioned established perimeter. This, in turn, aids in reducing any corresponding parasitic capacitance. This reduction in surface area may be accomplished, for example, by providing openings (203) through certain portions of the first electrode.
Type:
Grant
Filed:
October 26, 2005
Date of Patent:
April 8, 2008
Assignee:
Motorola, Inc.
Inventors:
Paul W. Brazis, Daniel R. Gamota, Krishna Kalyanasundaram, Jie Zhang
Abstract: A method of making a transistor driver circuit with a plurality of transistors, each having source and drain regions formed in a substrate. At least first and second interconnect layers are formed on top of the substrate. A first plurality of contacts connect the source regions to one of the first or second interconnect layers. A second plurality of contacts connect the drain regions to the other of the first or second interconnect layers. The first and second interconnect layers cover a region above the substrate area in which the plurality of transistors reside so as to achieve a low ohmic result. The second interconnect layer has openings therein for one of the respective first or second plurality of contacts to pass therethrough and couple to the at least one first interconnect layer. Either the first or second interconnect layers can function as an input or output for the circuit.
Abstract: A LDMOS transistor having a gate shield provides reduced drain coupling to the gate shield and source by restricting the thickness of the gate shield and by confining a source contact to the source region without overlap of the gate.
Type:
Grant
Filed:
June 16, 2004
Date of Patent:
December 11, 2007
Assignee:
Cree Microwave LLC
Inventors:
Jeff Babcock, Johan Agus Darmawan, John Mason, Ly Diep
Abstract: A nitride semiconductor device according to one embodiment of the present invention includes: a non-doped first aluminum gallium nitride (AlxGa1-xN (0?x?1)) layer which is formed as a channel layer; a non-doped or n type second aluminum gallium nitride (AlyGa1-yN (0?y?1, x <y)) layer which is formed on the first aluminum gallium nitride layer as a barrier layer; an aluminum nitride (AlN) film which is formed on the second aluminum gallium nitride layer as a gate insulating film lower layer; an aluminum oxide (AL2O3) film which is formed on the aluminum nitride film as a gate insulating film upper layer; a source electrode and a drain electrode which are formed as first and second main electrodes to be electrically connected to the second aluminum gallium nitride layer, respectively; and a gate electrode which is formed on the aluminum oxide film as a control electrode.
Abstract: A semiconductor device comprises a field-effect transistor arranged in a semiconductor substrate, which transistor has a gate electrode, source/drain impurity diffusion regions, and carbon layers surrounding the source/drain impurity diffusion regions. Each of the carbon layers is provided at an associated of the source/drain impurity diffusion regions and positioned so as to be offset from the front edge of a source/drain extension in direction away from the gate electrode and to surround as profile the associated source/drain impurity diffusion region.
Abstract: An apparatus comprises a first substrate and a second substrate. The first substrate includes an optoelectronic device and a matching circuit. The second substrate includes a driver circuit. A frequency response of the optoelectronic device is changed by the matching circuits. The first substrate is coupled to the second substrate via respective bond pads from the first and second substrates such that the matching circuit is interposed between the optoelectronic device and the driver circuit.
Type:
Grant
Filed:
October 30, 2003
Date of Patent:
June 5, 2007
Assignee:
Avago Technologies Fiber IP (Singapore) Pte. Ltd.
Abstract: A power metal oxide semiconductor transistor layout is disclosed. The power metal oxide semiconductor transistor layout uses network of conductive lead line as a connection or a network connection to connect source and drain regions thereby achieves advantages of a high uniformity of current, low Rds_on, much less power loss, an actual line density two times larger than that of conventional layouts and a strengthened resistance to electron migration.
Type:
Grant
Filed:
April 20, 2005
Date of Patent:
November 7, 2006
Assignee:
Richtek Technology Corp.
Inventors:
Hung-Der Su, Chun-Yen Huang, Chung-Lung Pai, Jing-Meng Liu
Abstract: The disclosure relates to a transistor driver circuit with a plurality of transistors, each having source and drain regions formed in a substrate. At least first and second interconnect layers are formed on top of the substrate. A first plurality of contacts connect the source regions to one of the first or second interconnect layers. A second plurality of contacts connect the drain regions to the other of the first or second interconnect layers. The first and second interconnect layers cover a region above the substrate area in which the plurality of transistors reside so as to achieve a low ohmic result. The second interconnect layer has openings therein for one of the respective first or second plurality of contacts to pass therethrough and couple to the at least one first interconnect layer. Either the first or second interconnect layers can function as an input or output for the circuit.
Abstract: Since a 5 GHz-band broadband has a frequency twice that of 2.4 GHz, the parasitic capacitance greatly influences deterioration in isolation of a switching device used in this frequency region. Therefore, to improve isolation, a shunt FET is added to the device. The switching device also includes a protecting element that has a first n+-type region, an insulating region and a second n+-type region. This protecting element is connected in parallel between two electrodes of the shunt FET. Since electrostatic charges are discharged between the first and second n+-type regions, the electrostatic energy reaching an operation region of the shunt FET can be reduced without an increase in parasitic capacitance.