With Charge Trapping Gate Insulator (e.g., Mnos-memory Transistors) (epo) Patents (Class 257/E29.309)
-
Publication number: 20130175600Abstract: Embodiments of a non-planar memory device including a split charge-trapping region and methods of forming the same are described. Generally, the device comprises: a channel formed from a thin film of semiconducting material overlying a surface on a substrate connecting a source and a drain of the memory device; a tunnel oxide overlying the channel; a split charge-trapping region overlying the tunnel oxide, the split charge-trapping region including a bottom charge-trapping layer comprising a nitride closer to the tunnel oxide, and a top charge-trapping layer, wherein the bottom charge-trapping layer is separated from the top charge-trapping layer by a thin anti-tunneling layer comprising an oxide. Other embodiments are also disclosed.Type: ApplicationFiled: March 27, 2012Publication date: July 11, 2013Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Fredrick Jenne, Krishnaswamy Ramkumar
-
Publication number: 20130175604Abstract: An embodiment of a nonvolatile charge trap memory device is described. In one embodiment, the device comprises a channel comprising silicon overlying a surface on a substrate electrically connecting a first diffusion region and a second diffusion region of the memory device, and a gate stack intersecting and overlying at least a portion of the channel, the gate stack comprising a tunnel oxide abutting the channel, a split charge-trapping region abutting the tunnel oxide, and a multi-layer blocking dielectric abutting the split charge-trapping region. The split charge-trapping region includes a first charge-trapping layer comprising a nitride closer to the tunnel oxide, and a second charge-trapping layer comprising a nitride overlying the first charge-trapping layer. The multi-layer blocking dielectric comprises at least a high-K dielectric layer.Type: ApplicationFiled: March 31, 2012Publication date: July 11, 2013Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Igor Polishchuk, Sagy Levy, Krishnaswamy Ramkumar
-
Publication number: 20130175599Abstract: Embodiments of structures and methods for determining operating characteristics of a non-volatile memory transistor comprising a charge-storage-layer and a tunneling-layer are described.Type: ApplicationFiled: March 26, 2012Publication date: July 11, 2013Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Yu Yang, Krishnaswamy Ramkumar
-
Patent number: 8482057Abstract: An architecture, circuit and method for providing a very dense, producible, non volatile FLASH memory with SONOS cells. SONOS memory cells are formed using a uniformly doped channel region. A FinFET embodiment cell is disclosed. Because the novel SONOS cells do not rely on diffused regions, the cells may be formed into a three dimensional array of cells without diffusion problems. FLASH memory arrays are formed by forming layers of NAND Flash cells in the local interconnect layers of an integrated circuit, with the metal layers forming the global bit line conductors. The three dimensional non-volatile arrays formed of the SONOS cells rely on conventional semiconductor processing. P-channel and n-channel devices may be used to form the SONOS non-volatile cells.Type: GrantFiled: March 23, 2012Date of Patent: July 9, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chih Chieh Yeh
-
Patent number: 8482052Abstract: Thin film transistor memory cells are stackable, and employ bandgap engineered tunneling layers in a junction free, NAND configuration, that can be arranged in 3D arrays. The memory cells have a channel region in a semiconductor strip formed on an insulating layer, a tunnel dielectric structure disposed above the channel region, the tunnel dielectric structure having a multilayer structure including at least one layer having a hole-tunneling barrier height lower than that at the interface with the channel region, a charge storage layer disposed above the tunnel dielectric structure, an insulating layer disposed above the charge storage layer, and a gate electrode disposed above the insulating layer.Type: GrantFiled: March 27, 2008Date of Patent: July 9, 2013Assignee: Macronix International Co., Ltd.Inventors: Hang-Ting Lue, Erh-Kun Lai
-
Patent number: 8482053Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a source region and a drain region provided on a surface area of a semiconductor region, a tunnel insulating film provided on a channel between the source region and the drain region, a charge storage layer provided on the tunnel insulating film, a first dielectric film provided on the charge storage layer and containing lanthanum aluminum silicon oxide or oxynitride, a second dielectric film provided on the first dielectric film and containing oxide or oxynitride containing at least one of hafnium (Hf), zirconium (Zr), titanium (Ti), and a rare earth metal, and a control gate electrode provided on the second dielectric film.Type: GrantFiled: August 5, 2011Date of Patent: July 9, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Akira Takashima, Masao Shingu, Koichi Muraoka
-
Patent number: 8482049Abstract: In semiconductor devices and methods of manufacture, a semiconductor device comprises a substrate of semiconductor material extending in a horizontal direction. A plurality of interlayer dielectric layers are on the substrate. A plurality of gate patterns are provided, each gate pattern between a neighboring lower interlayer dielectric layer and a neighboring upper interlayer dielectric layer. A vertical channel of semiconductor material is on the substrate and extending in a vertical direction through the plurality of interlayer dielectric layers and the plurality of gate patterns. The vertical channel has an outer sidewall, the outer sidewall having a plurality of channel recesses, each channel recess corresponding to a gate pattern of the plurality of gate patterns. The vertical channel has an inner sidewall. An information storage layer is present in the recess between each gate pattern and the vertical channel that insulates the gate pattern from the vertical channel.Type: GrantFiled: December 15, 2010Date of Patent: July 9, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Seungjae Baik, Jaehun Jeong, Kihun Hwang
-
Publication number: 20130168757Abstract: A nonvolatile memory device includes a channel layer extending in a vertical direction from a substrate, a plurality of interlayer dielectric layers and word lines alternately stacked along the channel layer over the substrate; a bit line formed under plurality of interlayer dielectric layers and word lines, coupled to the channel layer, and extending in a direction crossing the word lines, and a common source layer coupled to the channel layer and formed over the plurality of interlayer dielectric layers and word lines.Type: ApplicationFiled: September 10, 2012Publication date: July 4, 2013Inventor: Young-Ok HONG
-
SOURCE/DRAIN ZONES WITH A DELECTRIC PLUG OVER AN ISOLATION REGION BETWEEN ACTIVE REGIONS AND METHODS
Publication number: 20130168756Abstract: Devices, memory arrays, and methods are disclosed. In an embodiment, one such device has a source/drain zone that has first and second active regions, and an isolation region and a dielectric plug between the first and second active regions. The dielectric plug may extend below upper surfaces of the first and second active regions and may be formed of a dielectric material having a lower removal rate than a dielectric material of the isolation region for a particular isotropic removal chemistry.Type: ApplicationFiled: January 4, 2012Publication date: July 4, 2013Inventors: John Hopkins, James Mathew, Jie Sun, Gordon Haller -
Patent number: 8476696Abstract: A nonvolatile semiconductor memory device comprises: element isolation insulating films formed in a semiconductor substrate in a first direction; and element regions formed in a region sandwiched by the element isolation insulating film, with MONOS type memory cells. The MONOS type memory cell comprises: a tunnel insulating film disposed on the element region; a charge storage film disposed continuously on the element regions and the element isolation insulating films. The charge storage film comprises: a charge film disposed on the element region and having a certain charge trapping characteristic; and a degraded charge film disposed on the element isolation insulating film and having a charge trapping characteristic inferior to that of the charge film. The degraded charge film has a length of an upper surface thereof set shorter than a length of a lower surface thereof in a cross-section along the first direction.Type: GrantFiled: June 29, 2010Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Ken Komiya
-
Patent number: 8476694Abstract: A memory cell including a substrate, a stacked gate structure and a first isolation structure is provided. The substrate has a first doped region, a second doped and a channel region located between the first doped region and the second doped region. The stacked gate structure is disposed on the channel and at least includes a charge trapping layer and a gate from bottom to top. The first isolation structure is disposed in the substrate and is connected to the first doped region and extends downwards from the first doped region for a predetermined length, and a bottom of the first isolation structure is lower than a bottom of the first doped region.Type: GrantFiled: September 8, 2010Date of Patent: July 2, 2013Assignee: MACRONIX International Co., LtdInventors: Po-Chou Chen, Yao-Wen Chang, I-Chen Yang
-
Publication number: 20130161724Abstract: A 3-dimensional non-volatile memory device, a memory system including the same, and a method of manufacturing the same comprise vertical channel layers protruding from a substrate, a plurality of interlayer insulating layers and a plurality of conductive layers alternately formed along the vertical channel layers, a charge trap layer surrounding the vertical channel layers, the charge trap layer having a smaller thickness in a plurality of first regions, interposed between the plurality of conductive layers and the vertical channel layers, than in a plurality of second regions, interposed between the plurality of interlayer insulating layers and the vertical channel layers and a blocking insulating layer formed in each of the plurality of first regions, between the plurality of conductive layers and the charge trap layer.Type: ApplicationFiled: August 30, 2012Publication date: June 27, 2013Inventor: Dong Kee LEE
-
Publication number: 20130161726Abstract: A non-volatile memory device includes a channel layer vertically extending from a substrate, a plurality of inter-layer dielectric layers and a plurality of gate electrodes that are alternately stacked along the channel layer, and an air gap interposed between the channel layer and each of the plurality of gate electrodes. The non-volatile memory device may improve erase operation characteristics by suppressing back tunneling of electrons by substituting a charge blocking layer interposed between a gate electrode and a charge storage layer with an air gap, and a method for fabricating the non-volatile memory device.Type: ApplicationFiled: September 14, 2012Publication date: June 27, 2013Inventors: Min-Soo KIM, Dong-Sun SHEEN, Seung-Ho PYI, Sung-Jin WHANG
-
Publication number: 20130161725Abstract: A semiconductor memory device includes conductive films and insulating layers alternately stacked on a substrate, substantially vertical channel layers penetrating the conductive films and the insulating layers, multilayer films including a charge storage film interposed between the conductive films and the substantially vertical channel layers, and a first anti-diffusion film formed on etched surfaces of the conductive films.Type: ApplicationFiled: September 13, 2012Publication date: June 27, 2013Applicant: SK HYNIX INC.Inventors: Yong Dae PARK, Ga Hee LEE
-
Patent number: 8471328Abstract: A manufacturing method of a non-volatile memory is disclosed. A gate structure is formed on a substrate and includes a gate dielectric layer and a gate conductive layer. The gate dielectric layer is partly removed, thereby a symmetrical opening is formed among the gate conductive layer, the substrate and the gate dielectric layer, and a cavity is formed on end sides of the gate dielectric layer. A first oxide layer is formed on a sidewall and bottom of the gate conductive layer, and a second oxide layer is formed on a surface of the substrate. A nitride material layer is formed covering the gate structure, the first and second oxide layer and the substrate and filling the opening. An etching process is performed to partly remove the nitride material layer, thereby a nitride layer is formed on a sidewall of the gate conductive layer and extending into the opening.Type: GrantFiled: July 26, 2010Date of Patent: June 25, 2013Assignee: United Microelectronics Corp.Inventors: Chien-Hung Chen, Tzu-Ping Chen, Yu-Jen Chang
-
Publication number: 20130153983Abstract: A three dimensional (3-D) nonvolatile memory device includes a first pipe gate layer, a second pipe gate disposed over the first pipe gate layer, word lines formed over the second pipe gate layer, memory channel layers configured to penetrate the word lines, a pipe channel layer formed in the first pipe gate layer, where the pipe channel layer is to come in contact with the bottom surface of the second pipe gate layer and couple the lower ends of the memory channel layers, a memory layer configured to surround the pipe channel layer and the memory channel layers, and a first gate insulating layer interposed between the first pipe gate layer and the memory layer.Type: ApplicationFiled: August 31, 2012Publication date: June 20, 2013Inventor: Yoo Nam JEON
-
Patent number: 8466508Abstract: A non-volatile memory structure including a substrate, stacked patterns and stress patterns is provided. The stacked patterns are disposed on the substrate. Each of the stacked patterns includes a charge storage structure and a gate from bottom to top. Here, the charge storage structure at least includes a charge storage layer. The stress patterns are disposed on the substrate between the two adjacent stacked patterns, respectively.Type: GrantFiled: October 3, 2007Date of Patent: June 18, 2013Assignee: MACRONIX International Co., Ltd.Inventors: Shaw-Hung Ku, Shih-Chin Lee, Chia-Wei Wu, Shang-Wei Lin, Tzung-Ting Han, Ming-Shang Chen, Wen-Pin Lu
-
Patent number: 8466022Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a tunnel insulating film, a first electrode, an interelectrode insulating film and a second electrode. The tunnel insulating film is provided on the semiconductor substrate. The first electrode is provided on the tunnel insulating film. The interelectrode insulating film is provided on the first electrode. The second electrode is provided on the interelectrode insulating film. The interelectrode insulating film includes a stacked insulating layer, a charge storage layer and a block insulating layer. The charge storage layer is provided on the stacked insulating layer. The block insulating layer is provided on the charge storage layer. The stacked insulating layer includes a first insulating layer, a quantum effect layer and a second insulating layer. The quantum effect layer is provided on the first insulating layer. The second insulating layer is provided on the quantum effect layer.Type: GrantFiled: March 21, 2011Date of Patent: June 18, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Masayuki Tanaka
-
Patent number: 8461638Abstract: A non-volatile semiconductor memory device includes: a charge accumulation layer (CAL) on a substrate; a memory gate formed onto the substrate through the CAL; a first side gate formed through a first insulating film on a first side of the memory gate; a second side gate formed through a second insulating film on a second side opposite to the first side; a first impurity implantation region (IIR1) in the substrate adjacent the first side gate; a second impurity implantation region (IIR2) formed in the substrate on a side of the second side gate; and a channel region between IIR1 and IIR2. The channel region includes a first region corresponding to a boundary between the CAL and the substrate; a select side region between the first region and IIR1; and an assist side region between the first region and IIR2. The select side region is longer than the assist side region.Type: GrantFiled: March 28, 2011Date of Patent: June 11, 2013Assignee: Renesas Electronics CorporationInventor: Masakuni Shimizu
-
Patent number: 8461641Abstract: Monolithic three dimensional NAND string includes a semiconductor channel having a U-shaped pipe shape. A plurality of control gate electrodes having a strip shape extends substantially parallel to the major surface of the substrate. The plurality of control gate electrodes include at least a first control gate electrode located in a first device level and a second control gate electrode located in a second device level located over the major surface of the substrate and below the first device level. A cut area separates the plurality of control gate electrodes in a direction substantially perpendicular to the major surface of the substrate. A blocking dielectric is located in contact with the plurality of control gate electrodes, a charge storage region located in contact with the blocking dielectric and a tunnel dielectric is located between the charge storage region and the semiconductor channel.Type: GrantFiled: November 5, 2012Date of Patent: June 11, 2013Assignee: SanDisk Technologies Inc.Inventors: Johann Alsmeier, Vinod Robert Purayath, Henry Chien, George Matamis, Yao-Sheng Lee, James Kai, Yuan Zhang
-
Publication number: 20130141978Abstract: Flash memory devices and systems are provided. One flash memory device includes an n-channel metal oxide semiconductor field-effect transistor (nMOSFET), a silicon-oxide-nitride-oxide silicon (SONOS) transistor coupled to the nMOSFET, and an isolated p-well coupled to the nMOSFET and the SONOS transistor. A flash memory system includes an array of memory devices divided into a plurality of paired sectors, a global bit line (GBL) configured to provide high voltage to each respective sector during erase and program operations coupled to each of the plurality of sectors, and a plurality of sense amplifiers coupled between a respective pair of sectors. Methods for operating a flash memory are also provided. One method includes providing high voltage, via the GBL, to the paired sectors during erase and program operations and providing low voltage, via a local bit line, to each memory device during read operations.Type: ApplicationFiled: December 29, 2011Publication date: June 6, 2013Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Ryan T. HIROSE, Bogdan I. GEORGESCU, Ashish AMONKAR, Sean Brendan MULHOLLAND, Vijay RAGHAVAN, Cristinel ZONTE
-
Publication number: 20130140621Abstract: A MONOS Charge-Trapping flash (CTF), with record thinnest 3.6 nm ENT trapping layer, has a large 3.1V 10-year extrapolated retention window at 125° C. and excellent 106 endurance at a fast 100 is and ±16 V program/erase. This is achieved using As+-implanted higher ? trapping layer with deep 5.1 eV work-function of As. In contrast, the un-implanted device only has a small 10-year retention window of 1.9 V at 125° C. A MoN—[SiO2—LaAlO3]—[Ge—HfON]—[LaAlO3—SiO2]—Si CTF device is also provided with record-thinnest 2.5-nm Equivalent-Si3N4-Thickness (ENT) trapping layer, large 4.4 V initial memory window, 3.2 V 10-year extrapolated retention window at 125° C., and 3.6 V endurance window at 106 cycles, under very fast 100 ?s and low ±16 V program/erase. These were achieved using Ge reaction with HfON trapping layer for better charge-trapping and retention.Type: ApplicationFiled: December 1, 2011Publication date: June 6, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: Albert Chin, Chun-Yang Tsai
-
Patent number: 8455941Abstract: A nonvolatile semiconductor memory device includes a stacked body including electrode films stacked in a first direction; a conductive pillar piercing the stacked body in the first direction; an inner insulating film, a semiconductor pillar, an intermediate insulating film, a memory layer, and an outer insulating film provided between the conductive pillar and the electrode films. The inner insulating film is provided around a side face of the conductive pillar. The semiconductor pillar is provided around a side face of the inner insulating film. The intermediate insulating film is provided around a side face of the semiconductor pillar. The memory layer is provided around a side face of the intermediate insulating film. The outer insulating film is provided around a side face of the memory layer.Type: GrantFiled: December 29, 2010Date of Patent: June 4, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takamitsu Ishihara, Hideaki Aochi
-
Patent number: 8455344Abstract: A non-volatile memory device includes field insulating layer patterns on a substrate to define an active region of the substrate, upper portions of the field insulating layer patterns protruding above an upper surface of the substrate, a tunnel insulating layer on the active region, a charge trapping layer on the tunnel insulating layer, a blocking layer on the charge trapping layer, first insulating layers on upper surfaces of the field insulating layer patterns, and a word line structure on the blocking layer and first insulating layers.Type: GrantFiled: September 21, 2011Date of Patent: June 4, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Kang Sung, Choong-Ho Lee, Dong-Uk Choi, Hee-Soo Kang
-
Publication number: 20130134499Abstract: A nonvolatile programmable switch according to an embodiment includes: a first nonvolatile memory transistor including a first to third terminals connected to a first to third interconnects respectively; a second nonvolatile memory transistor including a fourth terminal connected to a fourth interconnect, a fifth terminal connected to the second interconnect, and a sixth terminal connected to the third interconnect, the first and second nonvolatile memory transistors having the same conductivity type; and a pass transistor having a gate electrode connected to the second interconnect. When the first and fourth interconnects are connected to a first power supply while the third interconnect is connected to a second power supply having a higher voltage than that of the first power supply, a threshold voltage of the first nonvolatile memory transistor increases, and a threshold voltage of the second nonvolatile memory transistor decreases.Type: ApplicationFiled: May 11, 2012Publication date: May 30, 2013Inventors: Kosuke TATSUMURA, Kiwamu Sakuma, Koichiro Zaitsu, Mari Matsumoto
-
Publication number: 20130134498Abstract: A memory device is described, including a tunnel dielectric layer over a substrate, a gate over the tunnel dielectric layer, at least one charge storage layer between the gate and the tunnel dielectric layer, two doped regions in the substrate beside the gate, and a word line that is disposed on and electrically connected to the gate and has a thickness greater than that of the gate.Type: ApplicationFiled: November 24, 2011Publication date: May 30, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Guei Yan, Wen-Jer Tsai, Cheng-Hsien Cheng
-
Patent number: 8450791Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: GrantFiled: May 2, 2012Date of Patent: May 28, 2013Assignee: SanDisk Technologies Inc.Inventor: Johann Alsmeier
-
Patent number: 8450788Abstract: A vertical NAND flash memory device includes a substrate having a face and a string of serially connected flash memory cells on the substrate. A first flash memory cell is adjacent the face, and a last flash memory cell is remote from the face. The flash memory cells include repeating layer patterns that are stacked on the face, and a pillar that extends through the series of repeating layer patterns. The pillar includes at least one oblique wall. At least two of the series of repeating layer patterns in the string are of different thicknesses. Other vertical microelectronic devices and related fabrication methods are also described.Type: GrantFiled: November 21, 2011Date of Patent: May 28, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-Il Shim, Sung-Hoi Hur, Jin-Ho Kim, Su-Youn Yi
-
Patent number: 8450790Abstract: An object of the present invention is to provide a semiconductor device having a nonvolatile memory cell of a high operation speed and a high rewrite cycle and a nonvolatile memory cell of high reliability. In a split gate type nonvolatile memory in which memory gate electrodes are formed in the shape of sidewalls of control gate electrodes, it is possible to produce a memory chip having a memory of a high operation speed and a high rewrite cycle and a memory of high reliability at a low cost by jointly loading memory cells having different memory gate lengths in an identical chip.Type: GrantFiled: May 25, 2010Date of Patent: May 28, 2013Assignee: Renesas Electronics CorporationInventor: Yoshiyuki Kawashima
-
Publication number: 20130119455Abstract: A manufacturing method for a memory array includes first forming a multilayer stack of dielectric material on a plurality of semiconductor strips, and then exposing the multilayer stack in switch transistor regions. The multilayer stacks exposed in the switch transistor regions are processed to form gate dielectric structures that are different than the dielectric charge trapping structures. Word lines and select lines are then formed. A 3D array of dielectric charge trapping memory cells includes stacks of NAND strings of memory cells. A plurality of switch transistors are coupled to the NAND strings, the switch transistors including gate dielectric structures wherein the gate dielectric structures are different than the dielectric charge trapping structures.Type: ApplicationFiled: November 11, 2011Publication date: May 16, 2013Applicant: Macronix International Co., Ltd.Inventors: SHIH-HUNG CHEN, Hang-Ting Lue, Yen-Hao Shih
-
Publication number: 20130119456Abstract: According to one embodiment, a semiconductor device includes: a substrate; a stacked body provided above the substrate, including a selector gate and an insulating layer provided on the selector gate; an insulating film provided on a sidewall of a hole formed by penetrating the stacked body in the stacking direction; a channel body and a semiconductor layer. The channel body is provided on a sidewall of the insulating film in the hole, that blocks the hole near an end of the insulating layer side in the selector gate, and that encloses a cavity below a part that blocks the hole. The semiconductor layer is formed of a same material as the channel body and is embedded continuously in the hole above the part where the channel body blocks the hole.Type: ApplicationFiled: March 16, 2012Publication date: May 16, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Masaru KITO, Ryota KATSUMATA
-
Patent number: 8440527Abstract: A memory device and a method of fabricating the same are provided. The memory device includes a tunneling dielectric layer on a substrate, a charge storage layer on the tunneling dielectric layer, a blocking dielectric layer on the charge storage layer, the blocking dielectric layer including a first dielectric layer having silicon oxide, a second dielectric layer on the first dielectric layer and having aluminum silicate, and a third dielectric layer formed on the second dielectric layer and having aluminum oxide, and an upper electrode on the blocking dielectric layer.Type: GrantFiled: March 5, 2010Date of Patent: May 14, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Chul Yoo, Eun-Ha Lee, Hyung-Ik Lee, Ki-Hyun Hwang, Sung Heo, Han-Mei Choi, Yong-Koo Kyoung, Byong-Ju Kim
-
Patent number: 8441060Abstract: A nonvolatile memory element includes a first electrode (103) formed on a substrate (101), a resistance variable layer (108) and a second electrode (107), wherein the resistance variable layer has a multi-layer structure including at least three layers which are a first transition metal oxide layer (104), a second transition metal oxide layer (106) which is higher in oxygen concentration than the first transition metal oxide layer (104), and a transition metal oxynitride layer (105). The second transition metal oxide layer (106) is in contact with either one of the first electrode (103) and the second electrode (107). The transition metal oxynitride layer (105) is provided between the first transition metal oxide layer (104) and the second transition metal oxide layer (106).Type: GrantFiled: September 29, 2009Date of Patent: May 14, 2013Assignee: Panasonic CorporationInventors: Takeki Ninomiya, Koji Arita, Takumi Mikawa, Satoru Fujii
-
Patent number: 8441064Abstract: A method for manufacturing a non-volatile memory device is described. The method comprises growing a layer in a siliconoxide consuming material, e.g. DyScO, on top of the upper layer of the layer where charge is stored. A non-volatile memory device is also described. In the non-volatile memory device, the interpoly/blocking dielectric comprises a layer in a siliconoxide consuming material, e.g. DyScO, on top of the upper layer of the layer where charge is stored, the siliconoxide consuming material having consumed at least part of the upper layer.Type: GrantFiled: August 11, 2011Date of Patent: May 14, 2013Assignee: IMECInventors: Bogdan Govoreanu, Stefan De Gendt, Sven Van Elshocht, Tom Schram
-
Patent number: 8441063Abstract: A memory array includes a plurality of bit lines and a plurality of word lines, a gate region, and a charge trapping layer. The charge trapping layer is wider than a word line; the charge trapping layer is extended beyond the edge of the gate region to facilitate capturing and removing charges.Type: GrantFiled: December 30, 2010Date of Patent: May 14, 2013Assignee: Spansion LLCInventors: Shenqing Fang, Tung-Sheng Chen, Chun Chen
-
Patent number: 8441059Abstract: A semiconductor device includes a substrate of semiconductor material extending in a horizontal direction. A plurality of interlayer dielectric layers are provided on the substrate. A plurality of gate patterns are provided, each gate pattern being between a neighboring lower interlayer dielectric layer and a neighboring upper interlayer dielectric layer. A vertical channel of semiconductor material extends in a vertical direction through the plurality of interlayer dielectric layers and the plurality of gate patterns, a gate insulating layer between each gate pattern and the vertical channel that insulates the gate pattern from the vertical channel, the vertical channel being in contact with the substrate at a contact region that comprises a semiconducting region.Type: GrantFiled: May 26, 2009Date of Patent: May 14, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Sung Sim, Jung-Dal Choi
-
Publication number: 20130113032Abstract: A semiconductor memory device includes a substrate, a conductive layer provided on a major surface of the substrate, a stacked body, a memory film, and a channel body. The stacked body includes multiple insulating layers alternately stacked with multiple electrode layers on the conductive layer. The memory film includes a charge storage film provided on side walls of holes made to pierce the stacked body. The channel body includes a pair of columnar portions and a linking portion. The pair of columnar portions is provided on an inner side of the memory film inside the holes. The linking portion is provided inside the conductive layer to link lower ends of the pair of columnar portions. The electrode layers are tilted with respect to the major surface of the substrate. The columnar portions of the channel body and the memory film pierce the tilted portion of the electrode layers.Type: ApplicationFiled: August 9, 2012Publication date: May 9, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Toru MATSUDA, Tomoya Osaki, Masaru Kito
-
Publication number: 20130113033Abstract: A non-volatile memory device in accordance with one embodiment of the present invention includes a substrate including a P-type impurity-doped region, a channel structure comprising a plurality of interlayer insulating layers that are alternately stacked with a plurality of channel layers on the substrate, a P-type semiconductor pattern that contacts sidewalls of the plurality of channel layers, wherein a lower end of the P-type semiconductor pattern contacts the P-type impurity-doped region, and source lines that are disposed at both sides of the P-type semiconductor pattern and contact the sidewalls of the plurality of channel layers.Type: ApplicationFiled: September 11, 2012Publication date: May 9, 2013Inventors: Eun-Seok CHOI, Hyun-Seung Yoo
-
Patent number: 8436417Abstract: According to one embodiment, in a semiconductor memory device, a source region and a drain region are disposed away from each other in the semiconductor layer. A tunnel insulating film is formed between the source region and the drain region on the semiconductor layer. A charge accumulating film includes an oxide cluster and is formed on the tunnel insulating film. A block insulating film is formed on the charge accumulating film. A gate electrode is formed on the block insulating film. The oxide cluster includes either Zr or Hf, and further contains at least one element selected from Ti, V, Cr, Mn, Fe, Co, Ni, Cu, Zn, Nb, Mo, Tc, Ru, Rh, Pd, Ag, Cd, Ta, W, Re, Os, Ir, Pt, Au and Hg.Type: GrantFiled: September 13, 2010Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Atsuhiro Kinoshita
-
Patent number: 8436415Abstract: A memory string comprises: a first semiconductor layer including a columnar portion extending in a stacking direction on a substrate; a first charge storage layer surrounding the columnar portion; and a plurality of first conductive layers stacked on the substrate so as to surround the first charge storage layer. A select transistor comprises: a second semiconductor layer in contact with an upper surface of the columnar portion and extending in the stacking direction; a second charge storage layer surrounding the second semiconductor layer; and a second conductive layer deposited above the first conductive layer to surround the second charge storage layer. The second charge storage layer is formed from a layer downward of the second conductive layer to an upper end vicinity of the second conductive layer, and is not formed in a layer upward of the upper end vicinity.Type: GrantFiled: March 15, 2010Date of Patent: May 7, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kidoh, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Tomoko Fujiwara, Hideaki Aochi, Ryouhei Kirisawa, Yoshimasa Mikajiri, Shigeto Oota
-
Publication number: 20130105882Abstract: A memory structure having a memory cell including a first dielectric layer, a gate, a semiconductor layer, a first doped region, a second doped region and a charge storage layer is provided. The first dielectric layer is on the substrate. The gate includes a base portion on the first dielectric layer and a protruding portion disposed on the base portion and partially exposing the base portion. The semiconductor layer is conformally disposed on the gate, and includes a top portion over the protruding portion, a bottom portion over the base portion exposed by the protruding portion and a side portion located at a sidewall of the protruding portion and connecting the top and bottom portions. The first and second doped regions are respectively in the top and bottom portions. The side portion serves as a channel region. The charge storage layer is between the gate and the semiconductor layer.Type: ApplicationFiled: November 2, 2011Publication date: May 2, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Jyun-Siang Huang, Wen-Jer Tsai, Shih-Guei Yan
-
Patent number: 8431984Abstract: A charge trap nonvolatile memory device includes a gate electrode on a substrate; a charge trapping layer between the gate electrode and the substrate, the charge trapping layer having trap sites configured to trap charges; a charge tunneling layer between the trapping layer and the semiconductor substrate; and a charge blocking layer between the gate electrode and the trapping layer. The charge trapping layer comprises a deep trapping layer having a plurality of energy barriers and a high density trapping layer having a trap site density higher than a trap site density of the deep trapping layer.Type: GrantFiled: February 25, 2011Date of Patent: April 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kwangmin Park, Juwan Lim, Seungjae Baik, Siyoung Choi, Kihyun Hwang, Juyul Lee
-
Publication number: 20130100722Abstract: A 3D non-volatile memory device including a substrate that includes a first region and a second region; a pipe channel film that is formed on the substrate in the first region; a pipe gate that substantially encloses the pipe channel film; and a driving gate that is formed on the substrate in the second region and has at least one dummy pattern.Type: ApplicationFiled: August 31, 2012Publication date: April 25, 2013Applicant: SK HYNIX INC.Inventor: Hack Seob SHIN
-
Publication number: 20130099303Abstract: A memory and a manufacturing method thereof are provided. A plurality of stacked structures extending along a first direction is formed on a substrate. Each of the stacked structures includes a plurality of first insulating layers and a plurality of second insulating layers. The first insulating layers are stacked on the substrate and the second insulating layers are respectively disposed between the adjacent first insulating layers. A plurality of trenches extending along the first direction is formed in each of the stacked structures. The trenches are respectively located at two opposite sides of each of the second insulating layers. A first conductive layer is filled in the trenches. A plurality of charge storage structures extending along a second direction is formed on the stacked structures and a second conductive layer is formed on each of the charge storage structures.Type: ApplicationFiled: October 20, 2011Publication date: April 25, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Jyun-Siang Huang, Wen-Jer Tsai
-
Publication number: 20130100738Abstract: A three-dimensional (3-D) nonvolatile memory device includes channel layers protruded from a substrate, word line structures configured to include word lines stacked over the substrate, first junctions and second junctions formed in the substrate between the word line structures adjacent to each other, source lines coupled to the first junctions, respectively, and well pickup lines coupled to the second junctions, respectively.Type: ApplicationFiled: August 30, 2012Publication date: April 25, 2013Applicant: SK HYNIX INC.Inventor: Eun Seok CHOI
-
Publication number: 20130099304Abstract: The device includes plural control gates stacked on a substrate, plural first channels, configured to penetrate the control gates, and plural memory layer patterns, each located between the control gate and the first channel, configured to respectively surround the first channel, wherein the memory layer patterns are isolated from one another.Type: ApplicationFiled: September 4, 2012Publication date: April 25, 2013Inventors: Min Soo KIM, Dong Sun Sheen, Young Jin Lee, Jin Hae Choi, Joo Hee Han, Sung Jin Whang
-
Patent number: 8426976Abstract: A non-volatile semiconductor storage device has a plurality of memory strings with a plurality of electrically rewritable memory cells connected in series. Each of the memory strings includes: a columnar semiconductor layer extending in a direction perpendicular to a substrate; a plurality of conductive layers formed at a sidewall of the columnar semiconductor layer via memory layers; and interlayer insulation layers formed above of below the conductive layers. A sidewall of the conductive layers facing the columnar semiconductor layer is formed to be inclined such that the distance thereof from a central axis of the columnar semiconductor layer becomes larger at lower position thereof than at upper position thereof. While, a sidewall of the interlayer insulation layers facing the columnar semiconductor layer is formed to be inclined such that the distance thereof from a central axis of the columnar semiconductor layer becomes smaller at lower position thereof than at upper position thereof.Type: GrantFiled: February 25, 2009Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Megumi Ishiduki, Hideaki Aochi, Ryota Katsumata, Hiroyasu Tanaka, Masaru Kidoh, Masaru Kito, Yoshiaki Fukuzumi, Yosuke Komori, Yasuyuki Matsuoka
-
Patent number: 8426302Abstract: A method of manufacturing a semiconductor device according to an embodiment, includes: forming a stack structure by alternately stacking control gate electrodes and interlayer insulating films; forming a through-hole that penetrates through the stack structure in a stacking direction of the control gate electrodes and the interlayer insulating films; forming a first insulating film that covers an inner surface of the through-hole; forming a charge storage layer that covers an inner surface of the first insulating film; forming a second insulating film that covers an inner surface of the charge storage layer; forming a semiconductor layer that covers an inner surface of the second insulating film; and oxidizing an interface between the semiconductor layer and the second insulating film by performing a heat treatment in an atmosphere containing O2 gas at a temperature of 600° C. or lower.Type: GrantFiled: February 10, 2012Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Matsushita, Koichi Kato, Yuichiro Mitani
-
Patent number: 8426907Abstract: A charge trap nonvolatile memory device includes a gate electrode on a substrate; a charge trapping layer between the substrate and the gate electrode; a charge tunneling layer between the charge trapping layer and the substrate; and a charge blocking layer between the gate electrode and the charge trapping layer. The charge trapping layer includes a first charge trapping layer having a first energy band gap and a second charge trapping layer having a second energy band gap that is different than the first energy band gap. The first and second charge trapping layers are repeatedly stacked and the first and second energy band gaps are smaller than energy band gaps of the charge tunneling layer and the charge blocking layer.Type: GrantFiled: November 4, 2009Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kwangmin Park, Juwan Lim, Seungjae Baik, Siyoung Choi, Kihyun Hwang, Juyul Lee
-
Patent number: 8426908Abstract: A nonvolatile semiconductor memory device includes a first region having a plurality of electrically rewritable memory cells disposed therein, and a second region adjacent to the first region. The nonvolatile semiconductor memory device includes a plurality of first conductive layers, a semiconductor layer, a charge storage layer, and an insulating columnar layer. The plurality of first conductive layers are stacked in the first region and the second region, and include a stepped portion in the second region, positions of ends of the plurality of first conductive layers being different in the stepped portion. The semiconductor layer is surrounded by the first conductive layers in the first region, includes a first columnar portion extending in a stacking direction. The charge storage layer is formed between the first conductive layers and a side surface of the first columnar portion.Type: GrantFiled: September 3, 2010Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kazuyuki Higashi