With Charge Trapping Gate Insulator (e.g., Mnos-memory Transistors) (epo) Patents (Class 257/E29.309)
-
Publication number: 20130092999Abstract: A nonvolatile storage device includes a tunnel insulating film disposed on a surface of a semiconductor substrate and a charge trap layer disposed in contact with an upper surface of the tunnel insulating film. The charge trap layer includes a second charge trap film disposed in contact with the upper surface of the tunnel insulating film and a first charge trap film disposed in contact with an upper surface of the second charge trap film.Type: ApplicationFiled: September 12, 2012Publication date: April 18, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Motoki FUJII
-
Publication number: 20130092997Abstract: A non-volatile memory and a manufacturing method thereof are provided. A first oxide layer having a protrusion is formed on a substrate. A pair of doped regions is formed in the substrate at two sides of the protrusion. A pair of charge storage spacers is formed on the sidewalls of the protrusion. A second oxide layer is formed on the first oxide layer and the charge storage spacers. A conductive layer is formed on the second oxide layer.Type: ApplicationFiled: October 12, 2011Publication date: April 18, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Chieh Cheng, Shih-Guei Yan, Cheng-Hsien Cheng, Wen-Jer Tsai
-
Patent number: 8421071Abstract: A memory device in which a write error can be prevented is provided. The memory device includes a NAND cell unit including a plurality of memory cells connected in series, a first selection transistor connected to one of terminals of the NAND cell unit, a second selection transistor connected to the other of the terminals of the NAND cell unit, a source line connected to the first selection transistor, and a bit line which intersects with the source line and is connected to the second selection transistor. In the memory device, a channel region of each of the first selection transistor and the second selection transistor is formed in an oxide semiconductor layer.Type: GrantFiled: January 9, 2012Date of Patent: April 16, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Takehisa Hatano
-
Publication number: 20130087845Abstract: According to one embodiment, a method of manufacturing a nonvolatile semiconductor memory device is provided. In the method, a conductive film serving as a control gate is formed above a substrate. A hole extending through the conductive film from its upper surface to its lower surface is formed. A block insulating film, a charge storage layer, a tunnel insulating film, and a semiconductor layer are formed on the inner surface of the hole. A film containing a material having an oxygen dissociation catalytic action is formed on the semiconductor layer not to fill the hole. The interface between the tunnel insulating film and the semiconductor layer is oxidized through the film from the inside of the hole.Type: ApplicationFiled: March 23, 2012Publication date: April 11, 2013Inventor: Naoki YASUDA
-
Publication number: 20130087846Abstract: A semiconductor device includes word lines and interlayer insulating layers alternately stacked, a channel layer penetrating the word lines and the interlayer insulating layers, a tunnel insulating layer surrounding the channel layer, and first charge trap layers surrounding the tunnel insulating layer, interposed between the word lines and the tunnel insulating layer, respectively, and doped with first impurities.Type: ApplicationFiled: August 29, 2012Publication date: April 11, 2013Inventors: Ki Hong Lee, Seung Ho Pyi, In Su Park
-
Patent number: 8415715Abstract: A multiple layer tunnel insulator is fabricated between a substrate and a discrete trap layer. The properties of the multiple layers determines the volatility of the memory device. The composition of each layer and/or the quantity of layers is adjusted to fabricate either a DRAM device, a non-volatile memory device, or both simultaneously.Type: GrantFiled: March 8, 2012Date of Patent: April 9, 2013Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 8415734Abstract: A memory device includes a group of memory cells formed on a substrate, each memory cell including a source region and a drain region formed in the substrate. The memory device also includes a protection layer formed on top surfaces of the source regions and the drain regions, and on side surfaces of the group of memory cells.Type: GrantFiled: December 7, 2006Date of Patent: April 9, 2013Assignee: Spansion LLCInventors: Rinji Sugino, Timothy Thurgate, Jean Yee-Mei Yang, Michael Brennan
-
Patent number: 8415736Abstract: A MONOS type non-volatile semiconductor memory device which is capable of electrically writing, erasing, reading and retaining data, the memory device including source/drain regions, a first gate insulating layer, a first charge trapping layer formed on the first gate insulating layer, a second gate insulating layer formed on the first charge trapping layer, and a controlling electrode formed on the second gate insulating layer. The first charge trapping layer includes an insulating film containing Al and O as major elements and having a defect pair formed of a complex of an interstitial O atom and a tetravalent cationic atom substituting for an Al atom, the insulating film also having electron unoccupied levels within the range of 2 eV-6 eV as measured from the valence band maximum of Al2O3.Type: GrantFiled: June 20, 2012Date of Patent: April 9, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yasushi Nakasaki, Koichi Muraoka, Naoki Yasuda, Shoko Kikuchi
-
Publication number: 20130082319Abstract: According to one embodiment, a memory device includes the following structure. A first double tunnel junction structure includes a first nanocrystal layer that includes first conductive minute particles, and first and second tunnel insulating films arranged to sandwich the first nanocrystal layer. A second double tunnel junction structure includes a second nanocrystal layer that includes second conductive minute particles, and third and fourth tunnel insulating films arranged to sandwich the second nanocrystal layer. A charge storage layer is arranged between the first and second double tunnel junction structures. First and second conductive layers are arranged to sandwich the first double tunnel junction structure, the charge storage layer, and the second double tunnel junction structure. The first conductive minute particles has an average grain size which is different from that of the second conductive minute particles.Type: ApplicationFiled: March 22, 2012Publication date: April 4, 2013Inventor: Ryuji OHBA
-
Publication number: 20130082318Abstract: A memory device is fabricated through the integration of embedded non-volatile memory (eNVM) with replacement metal gate (RMG) and high-k/metal gate (HKMG) modules. Embodiments include forming two substrate portions having upper surfaces at different heights, forming non-volatile gate stacks over the substrate portion with the lower upper surface, and forming high-voltage gate stacks and logic gate stacks over the other substrate portion. Embodiments include the upper surfaces of the non-voltage gate stacks, the high-voltage gate stacks, and the logic gate stacks being substantially coplanar.Type: ApplicationFiled: October 3, 2011Publication date: April 4, 2013Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Huang Liu, Alex Kai Hung See, Hai Cong, Zheng Zou
-
Patent number: 8410540Abstract: According to one embodiment, a non-volatile memory device includes a stacked structure including a memory portion and an electrode having a surface facing the memory portion; and a voltage application portion to apply a voltage to the memory portion to change resistance. The surface includes first and second regions. The first region contains a first nonmetallic element and at least one element of a metallic element, Si, Ga, and As. The second region contains a second nonmetallic element and the at least one element. The second region has a content ratio of the second nonmetallic element higher than that in the first region. A difference in electronegativity between the second nonmetallic element and the at least one element is greater than that between the first nonmetallic element and the at least one element. At least one of the first and second regions has an anisotropic shape.Type: GrantFiled: September 20, 2010Date of Patent: April 2, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Araki, Takeshi Yamaguchi, Mariko Hayashi, Kohichi Kubo, Takayuki Tsukamoto
-
Patent number: 8410542Abstract: Nonvolatile memory devices include a tunnel insulating layer on a substrate and a charge storing layer on the tunnel insulating layer. A charge transfer blocking layer is provided on the charge storing layer. The charge transfer blocking layer is formed as a composite of multiple layers, which include a first oxide layer having a thickness of about 1 ? to about 10 ?. This first oxide layer is formed directly on the charge storing layer. The charge transfer blocking layer includes a first dielectric layer on the first oxide layer. The charge transfer blocking layer also includes a second oxide layer on the first dielectric layer and a second dielectric layer on the second oxide layer. The first and second dielectric layers have a higher dielectric constant relative to the first and second oxide layers, respectively. The memory cell includes an electrically conductive electrode on the charge transfer blocking layer.Type: GrantFiled: November 2, 2010Date of Patent: April 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Chul Yoo, Byong-Ju Kim, Han-Mei Choi, Ki-Hyun Hwang
-
Publication number: 20130075803Abstract: Flash-to-ROM conversion is performed by converting single transistor flash memory cells to single transistor ROM cells. An S-Flash memory cell is converted to a programmed ROM cell by introducing a threshold voltage implant into the channel region of the S-Flash memory cell. Alternately, an S-Flash memory cell is converted to a programmed ROM cell by introducing a threshold voltage implant into a substrate region in alignment with an edge of the gate electrode of the S-Flash memory cell. The width of the mask through which this threshold voltage implant is performed can be varied, such that the threshold voltage implant region can have different dopant concentrations, thereby allowing multiple bits to be represented by the programmed ROM cell. In another embodiment, a Y-flash memory cell is converted to a programmed ROM cell by adjusting the length of a floating gate extension region of the Y-Flash memory cell.Type: ApplicationFiled: September 27, 2011Publication date: March 28, 2013Applicant: Tower Semiconductor Ltd.Inventors: Itzhak Edrei, Yakov Roizin
-
Publication number: 20130075742Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: a stacked body including a plurality of electrode layers and a plurality of insulating layers, which are alternately stacked, and diffusion suppressing layers each provided between each of the plurality of electrode layers and each of the plurality of insulating layers; and a memory film provided on a side wall of a hole penetrating the stacked body in a stacking direction. Each of the plurality of electrode layers is a first semiconductor layer containing a first impurity element. The diffusion suppressing layer is a second semiconductor layer containing a second impurity element which is different from the first impurity element. The diffusion suppressing layer is a film having an effect of suppressing diffusion of the first impurity element.Type: ApplicationFiled: March 19, 2012Publication date: March 28, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Tomo OHSAWA, Yosuke KOMORI
-
Publication number: 20130075805Abstract: According to one embodiment, a method for manufacturing a nonvolatile semiconductor storage device includes; forming a first and a second stacked bodies; forming a through hole penetrating through the first stacked body, a second portion communicating with the first portion and penetrating through a select gate, and a third portion communicating with the second portion and penetrating through a second insulating layer; forming a memory film, a gate insulating film, and a channel body; forming a third insulating layer inside the channel body; forming a first embedded portion above a boundary portion inside the third portion; exposing the channel body by removing part of the first embedded portion and part of the third insulating layer in the third portion; and embedding a second embedded portion including silicon having higher impurity concentration than the first embedded portion above the first embedded portion inside the third portion.Type: ApplicationFiled: March 14, 2012Publication date: March 28, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Mitsuru SATO, Megumi ISHIDUKI, Masaru KIDOH, Atsushi KONNO, Yoshihiro AKUTSU, Masaru KITO, Yoshiaki FUKUZUMI, Ryota KATSUMATA
-
Patent number: 8404549Abstract: A device and method employing a polyoxide-based charge trapping component. A charge trapping component is patterned by etching a layered stack that includes a tunneling layer positioned on a substrate, a charge trapping layer positioned on the tunneling layer, and an amorphous silicon layer positioned on the charge trapping layer. An oxidation process grows a gate oxide layer from the substrate and converts the amorphous silicon layer into a polyoxide layer.Type: GrantFiled: November 6, 2008Date of Patent: March 26, 2013Assignee: Spansion LLCInventor: Masahiko Higashi
-
Patent number: 8405142Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a multilayer body, a semiconductor member and a charge storage layer. The multilayer body is provided on the substrate, with a plurality of insulating films and electrode films alternately stacked, and includes a first staircase and a second staircase opposed to each other. The semiconductor member is provided in the multilayer body outside a region provided with the first staircase and the second staircase, and the semiconductor member extends in stacking direction of the insulating films and the electrode films. The charge storage layer is provided between each of the electrode films and the semiconductor member. The each of the electrode films includes a first terrace formed in the first staircase, a second terrace formed in the second staircase and a bridge portion connecting the first terrace and the second terrace.Type: GrantFiled: March 9, 2011Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Ryota Katsumata, Kazuyuki Higashi, Yoshiaki Fukuzumi
-
Patent number: 8405141Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a substrate, a stacked body, an insulating film, a non-doped semiconductor film, a semiconductor pillar, a charge storage film, a contact, and a spacer insulating film. The stacked body is provided on the substrate. The stacked body includes a plurality of doped semiconductor films stacked. The insulating film is provided between the doped semiconductor films in a first region. The non-doped semiconductor film is provided between the doped semiconductor films in a second region. The semiconductor pillar pierces the stacked body in a stacking direction of the stacked body in the first region. The charge storage film is provided between the doped semiconductor film and the semiconductor pillar. The contact pierces the stacked body in the stacking direction in the second region. The spacer insulating film is provided around the contact.Type: GrantFiled: September 3, 2010Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Toru Matsuda, Kazuyuki Higashi
-
Publication number: 20130069142Abstract: A semiconductor device includes an element isolation region having an element isolation insulating film therein; an active region delineated by the element isolation region; agate insulating film formed in the active region; a charge storage layer above the gate insulating film; and an interelectrode insulating film. The interelectrode insulating film is formed in a first region above an upper surface of the element isolation insulating film, a second region along a sidewall of the charge storage layer, and a third region above an upper surface of the charge storage layer. The interelectrode insulating film includes a stack of a first silicon oxide film, a first silicon nitride film, a second silicon oxide film, and a second silicon nitride film. A control electrode layer is formed above the interelectrode insulating film. The second silicon oxide film is thinner in the first region than in the third region.Type: ApplicationFiled: March 19, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Kazuhiro MATSUO, Masayuki TANAKA, Hirofumi IIKAWA
-
Publication number: 20130069139Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a substrate, an electrode layer provided above the substrate, a first insulating layer provided on the electrode layer, a stacked body provided on the insulating layer, a memory film, a channel body layer, a channel body connecting portion and a second insulating layer. The stacked body has a plurality of conductive layers and a plurality of insulating film alternately stacked on each other. The memory film is provided on a sidewall of each of a pair of holes penetrating the stacked body in a direction of stacking the stacked body. The channel body layer is provided on an inner side of the memory film in each of the pair of the holes.Type: ApplicationFiled: March 15, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Hanae ISHIHARA, Mitsuru SATO, Toru MATSUDA
-
Publication number: 20130069140Abstract: According to one embodiment, a method is disclosed for manufacturing a nonvolatile semiconductor memory device. The method can includes forming a semiconductor layer containing an impurity and forming a pattern on the semiconductor layer. The method can include forming first insulating layers in a stripe shape from a surface of the semiconductor layer toward an inside and forming a first insulating film on the semiconductor layer and on the first insulating layers to form a stacked body including electrode layers on the first insulating film. The method can include forming a pair of holes in the stacked body and forming a space portion connected to a lower end of the holes. The method can include forming a memory film on a side wall of the holes. In addition, the method can include forming a channel body layer on a surface of the memory film.Type: ApplicationFiled: March 16, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Daigo ICHINOSE, Hanae ISHIHARA
-
Patent number: 8399310Abstract: A method of making a logic transistor in a logic region of a substrate and a non-volatile memory cell in an NVM region of the substrate includes forming a gate dielectric layer on the substrate. A first polysilicon layer is formed on the gate dielectric. The first polysilicon layer is formed over the NVM region and removing the first polysilicon layer over the logic region. A dielectric layer is formed over the NVM region including the first polysilicon layer and over the logic region. A protective layer is formed over the dielectric layer. The dielectric layer and the protective layer are removed from the logic region to leave a remaining portion of the dielectric layer and a remaining portion of the protective layer over the NVM region. A high-k dielectric layer is formed over the logic region and the remaining portion of the protective layer. A first metal layer is formed over the high K dielectric layer.Type: GrantFiled: October 29, 2010Date of Patent: March 19, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Mark D. Hall
-
Publication number: 20130062683Abstract: According to one embodiment, a method of manufacturing a semiconductor memory device is provided. In the method, a laminated body in which a first silicon layer, a first sacrificial layer, a second silicon layer, and a second sacrificial layer are laminated in turn is formed. A first insulating film is formed on the laminated body. A trench is formed in the laminated body and the first insulating film. A third sacrificial layer is formed into the trench. The third sacrificial layer is etched by wet etching to be retreated from a top surface of the third sacrificial layer, thereby etching end faces of the first sacrificial layer and the second sacrificial layer.Type: ApplicationFiled: March 23, 2012Publication date: March 14, 2013Inventors: Yoshiaki FUKUZUMI, Masaru Kito, Takeshi Imamura
-
Publication number: 20130062685Abstract: According to one embodiment, a control gate is formed on the semiconductor substrate and includes a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film comprises a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: ApplicationFiled: March 23, 2012Publication date: March 14, 2013Inventors: Naoki YASUDA, Masaru Kito
-
Publication number: 20130062682Abstract: According to one embodiment, a semiconductor memory includes a memory cell provided in a first active area surrounded with a first isolation insulating film, a first transistor provided in a second active area surrounded with a second isolation insulating film, a shield gate electrode on the second isolation insulating film. The bottom surface of the shield gate electrode is positioned more closely to a semiconductor substrate side as compared with the highest upper surface of the second isolation insulating film.Type: ApplicationFiled: March 23, 2012Publication date: March 14, 2013Inventors: Masato ENDO, Yoshiko Kato
-
Publication number: 20130062684Abstract: The invention relates to a gate stack structure suitable for use in a semiconductor flash memory device and its fabricating method. The gate stack structure is fabricated on a p-type 100 silicon substrate, which also includes the following components in sequence from bottom to top: a charge tunnel layer of Al2O3 film, the first charge trapping layer of RuOx nanocrystals; the second charge trapping layer of high-k HxAlyOz film, a charge blocking layer of Al2O3 film, and a top electrode. In this invention, the RuOx nanocrystals have excellent thermal stability, and do not diffuse easily at high temperatures. The high-k HfxAlyOz film has high density charge traps.Pd with a high work function is used as the top electrode. Therefore, the present gate stack structure has vast practical prospects for nanocrystal memory devices.Type: ApplicationFiled: May 24, 2011Publication date: March 14, 2013Applicant: Fudan UniveristyInventors: Shijin Ding, Hongyan Gou, Wei Zhang
-
Publication number: 20130062686Abstract: There is provided a non-volatile semiconductor memory having a charge accumulation layer of a configuration where a metal oxide with a dielectric constant sufficiently higher than a silicon nitride, e.g., a Ti oxide, a Zr oxide, or a Hf oxide, is used as a base material and an appropriate amount of a high-valence substance whose valence is increased two levels or more (a VI-valence) is added to produce a trap level that enables entrance and exit of electrons with respect to the base material.Type: ApplicationFiled: October 31, 2012Publication date: March 14, 2013Inventors: Tatsuo SHIMIZU, Koichi MURAOKA
-
Publication number: 20130062681Abstract: According to one embodiment, a semiconductor memory device includes a stacked body, a semiconductor pillar, an insulating film, and a charge storage film. The stacked body includes a plurality of electrode films stacked with an inter-layer insulating film provided between the electrode films. The semiconductor pillar pierces the stacked body. The insulating film is provided between the semiconductor pillar and the electrode films on an outer side of the semiconductor pillar with a gap interposed. The charge storage film is provided between the insulating film and the electrode films. The semiconductor pillar includes germanium. An upper end portion of the semiconductor pillar is supported by an interconnect provided above the stacked body.Type: ApplicationFiled: March 8, 2012Publication date: March 14, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Jun Fujiki, Yoshiaki Fukuzumi, Hideaki Aochi, Tomoko Fujiwara
-
Patent number: 8395203Abstract: Over the top of a semiconductor substrate, a lamination pattern having a control gate electrode, a first insulation film thereover, and a second insulation film thereover is formed. Over the top of the semiconductor substrate, a memory gate electrode adjacent to the lamination pattern is formed. Between the control gate electrode and the semiconductor substrate, a third insulation film for gate insulation film is formed. Between the memory gate electrode and the semiconductor substrate, and between the lamination pattern and the memory gate electrode, a fourth insulation film including a lamination film of a silicon oxide film, a silicon nitride film, and another silicon oxide film is formed. At the sidewall on the side of the lamination pattern adjacent to the memory gate electrode, the first insulation film is retreated from the control gate electrode and the second insulation film, and the upper end corner portion of the control gate electrode is rounded.Type: GrantFiled: November 20, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventors: Hiraku Chakihara, Yasushi Ishii
-
Patent number: 8394694Abstract: A method for improving the reliability of a high-k gate dielectric layer comprises incorporating a noble metal into a transistor gate stack that contains the high-k gate dielectric layer and annealing the transistor gate stack in a molecular hydrogen or deuterium containing atmosphere. The annealing process drives at least a portion of the molecular hydrogen or deuterium toward the high-k gate dielectric layer. When the molecular hydrogen or deuterium contacts the noble metal, it is converted into atomic hydrogen or deuterium that is able to treat the high-k gate dielectric layer and improve its reliability.Type: GrantFiled: March 19, 2007Date of Patent: March 12, 2013Assignee: Intel CorporationInventors: Adrien R. Lavoie, Aaron A. Budrevich, Ashutosh Ashutosh, Huicheng Chang
-
Publication number: 20130056820Abstract: A three-dimensional semiconductor device and a method of fabricating the same, the device including a lower insulating layer on a top surface of a substrate; an electrode structure sequentially stacked on the lower insulating layer, the electrode structure including conductive patterns; a semiconductor pattern penetrating the electrode structure and the lower insulating layer and being connected to the substrate; and a vertical insulating layer interposed between the semiconductor pattern and the electrode structure, the vertical insulating layer crossing the conductive patterns in a vertical direction and being in contact with a top surface of the lower insulating layer.Type: ApplicationFiled: September 6, 2012Publication date: March 7, 2013Inventor: Kil-Su JEONG
-
Publication number: 20130056819Abstract: According to one embodiment, a nonvolatile semiconductor memory includes a semiconductor layer, a first insulating layer on the semiconductor layer, a charge storage layer on the first insulating layer, a second insulating layer on the charge storage layer, and a control gate electrode on the second insulating layer. The second insulating layer comprises a stacked structure provided in order of a first lanthanum aluminate layer, a lanthanum aluminum silicate layer and a second lanthanum aluminate layer from the charge storage layer side to the control gate electrode side.Type: ApplicationFiled: March 20, 2012Publication date: March 7, 2013Inventors: Daisuke MATSUSHITA, Akira Takashima
-
Publication number: 20130056818Abstract: A nonvolatile semiconductor storage device includes: a structural body; semiconductor layers; a memory film; a connecting member; and a conductive member. The structural body is provided above a memory region of a substrate including the memory region and a non-memory region, and includes electrode films stacked along a first axis perpendicular to a major surface of the substrate. The semiconductor layers penetrate through the structural body along the first axis. The memory film is provided between the electrode films and the semiconductor layer. The connecting member is provided between the substrate and the structural body and connected to respective end portions of two adjacent ones of the semiconductor layers. The conductive member is provided between the substrate and the connecting member, extends from the memory region to the non-memory region, includes a recess provided above the non-memory region, and includes a first silicide portion provided in the recess.Type: ApplicationFiled: March 16, 2012Publication date: March 7, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Hiromitsu IINO, Tadashi Iguchi
-
Patent number: 8390054Abstract: According to one embodiment, a semiconductor memory element includes a semiconductor layer, a tunnel insulator provided on the semiconductor layer, a charge accumulation film provided on the tunnel insulator having a film thickness of 0.9 nm or more and 2.8 nm or less and the charge accumulation film containing cubic HfO2 particles, a block insulator provided on the charge accumulation film, and a control electrode provided on the block insulator.Type: GrantFiled: September 13, 2010Date of Patent: March 5, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tsunehiro Ino, Daisuke Matsushita, Yasushi Nakasaki, Masao Shingu
-
Patent number: 8390055Abstract: A memory string comprises a semiconductor layer, a charge storage layer, and a plurality of first conductive layers. The semiconductor layer includes a columnar portion that extends in a perpendicular direction to a substrate. The charge storage layer is formed around a side surface of the columnar portion. The plurality of first conductive layers are formed around the side surface of the columnar portion and the charge storage layer. A control circuit comprises a plurality of second conductive layers, an insulating layer, and a plurality of plug layers. The plurality of second conductive layers are formed in the same layers as the plurality of first conductive layers. The insulating layer is formed penetrating the plurality of second conductive layers in the perpendicular direction. The plurality of plug layers are formed penetrating the insulating layer in the perpendicular direction.Type: GrantFiled: September 15, 2010Date of Patent: March 5, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyuki Higashi, Tadashi Iguchi
-
Patent number: 8390053Abstract: A charge storage layer interposed between a memory gate electrode and a semiconductor substrate is formed shorter than a gate length of the memory gate electrode or a length of insulating films so as to make the overlapping amount of the charge storage layer and a source region to be less than 40 nm. Therefore, in the write state, since the movement in the transverse direction of the electrons and the holes locally existing in the charge storage layer decreases, the variation of the threshold voltage when holding a high temperature can be reduced. In addition, the effective channel length is made to be 30 nm or less so as to reduce an apparent amount of holes so that coupling of the electrons with the holes in the charge storage layer decreases; therefore, the variation of the threshold voltage when holding at room temperature can be reduced.Type: GrantFiled: August 8, 2008Date of Patent: March 5, 2013Assignee: Renesas Electronics CorporationInventors: Kenichi Akita, Daisuke Okada, Keisuke Kuwahara, Yasufumi Morimoto, Yasuhiro Shimamoto, Kan Yasui, Tsuyoshi Arigane, Tetsuya Ishimaru
-
Publication number: 20130049097Abstract: A non-volatile memory device includes a plurality of gate electrodes stacked over a semiconductor substrate and stretched in a first direction along the semiconductor substrate and a plurality of junction layers having a first region protruding from the semiconductor substrate and crossing the gate electrodes and a second region formed between the gate electrodes.Type: ApplicationFiled: December 21, 2011Publication date: February 28, 2013Inventor: Jung-Ryul Ahn
-
Publication number: 20130051150Abstract: A three-dimensional (3D) non-volatile memory (NVM) array including spaced-apart horizontally-disposed bitline structures arranged in vertical stacks, each bitline structures including a mono-crystalline silicon beam and a charge storage layer entirely surrounding the beam. Vertically-oriented wordline structures are disposed next to the stacks such that each wordline structure contacts corresponding portions of the charge storage layers. NVM memory cells are formed at each bitline/wordline intersection, with corresponding portions of each bitline structure forming each cell's channel region. The bitline structures are separated by air gaps, and each charge storage layer includes a high-quality thermal oxide layer that entirely covers (i.e., is formed on the upper, lower and opposing side surfaces of) each of the mono-crystalline silicon beams.Type: ApplicationFiled: February 2, 2012Publication date: February 28, 2013Applicant: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Avi Strum
-
Publication number: 20130049099Abstract: A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section.Type: ApplicationFiled: October 17, 2012Publication date: February 28, 2013Applicant: Antonelli, Terry, Stout & Kraus, LLPInventor: Antonelli, Terry, Stout & Kraus, LLP
-
Publication number: 20130049098Abstract: In one embodiment, a nonvolatile semiconductor memory device includes a substrate, and a plurality of cell transistors, each of which includes a first insulating layer, a charge storage layer, a second insulating layer, and a control electrode successively provided on the substrate, side surfaces of the charge storage layer including inclined surfaces. The device further includes at least one insulator including a first insulator part provided on side surfaces of the cell transistors and on a top surface of the semiconductor substrate between the cell transistors, and a second insulator part continuously provided on an air gap between the cell transistors and on the cell transistors. A first distance from the top surface of the semiconductor substrate between the cell transistors to a bottom end of the air gap is greater than a thickness of the at least one insulator provided on the side surfaces of the cell transistors.Type: ApplicationFiled: March 6, 2012Publication date: February 28, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tatsuo IZUMI, Tohru Ozaki
-
Publication number: 20130049096Abstract: Various embodiments include methods and apparatuses including strings of memory cells formed along levels of semiconductor material. One such apparatus includes a stack comprised of a number of levels of single crystal silicon and a number of levels of dielectric material. Each of the levels of silicon is separated from an adjacent level of silicon by a level of the dielectric material. Strings of memory cells are formed along the levels of silicon. Additional apparatuses and methods are disclosed.Type: ApplicationFiled: August 31, 2011Publication date: February 28, 2013Inventor: Hongmei Wang
-
Publication number: 20130043505Abstract: Apparatuses, such as memory devices, memory cell strings, and electronic systems, and methods of forming such apparatuses are shown. One such apparatus includes a channel region that has a minority carrier lifetime that is lower at one or more end portions, than in a middle portion. Other apparatuses and methods are also disclosed.Type: ApplicationFiled: August 16, 2011Publication date: February 21, 2013Applicant: Micron Technology, Inc.Inventors: Paolo Tessariol, Aurelio Giancarlo Mauri, Akira Goda, Yijie Zhao
-
Publication number: 20130043523Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a plurality of gate electrode structures formed on a semiconductor substrate and an insulating film which covers the gate electrode structures and has an air gap in it. Each of the gate electrode structures includes a gate insulting film, a charge storage layer, an intermediary insulating film, and a control gate electrode. The control gate electrode includes a first control gate and a second control gate whose width is greater than that of the first control gate. The air gap is formed so as to be higher than a space between the control gate electrodes and than the control gate electrodes.Type: ApplicationFiled: May 25, 2012Publication date: February 21, 2013Inventors: Takahiko Ohno, Kenji Sawamura, Yasuhiro Shiino
-
Patent number: 8378410Abstract: A semiconductor device having a non-volatile memory and a method of manufacturing the same are provided. The semiconductor device includes a base material and a stack structure. The stack structure disposed on the base material at least includes a tunneling layer, a trapping layer and a dielectric layer. The trapping layer is disposed on the tunneling layer. The dielectric layer has a dielectric constant and is disposed on the trapping layer. The dielectric layer is transformed from a first solid state to a second solid state when the dielectric layer undergoes a process.Type: GrantFiled: June 6, 2012Date of Patent: February 19, 2013Assignee: Macronix International Co., Ltd.Inventors: Sheng-Chih Lai, Hang-Ting Lue
-
Patent number: 8372720Abstract: A non-volatile semiconductor storage device has a plurality of memory strings to each of which a plurality of electrically rewritable memory cells are connected in series. Each of the memory strings includes first semiconductor layers each having a pair of columnar portions extending in a vertical direction with respect to a substrate and a coupling portion formed to couple the lower ends of the pair of columnar portions; a charge storage layer formed to surround the side surfaces of the columnar portions; and first conductive layers formed to surround the side surfaces of the columnar portions and the charge storage layer. The first conductive layers function as gate electrodes of the memory cells.Type: GrantFiled: December 9, 2008Date of Patent: February 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kidoh, Masaru Kito, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Hideaki Aochi
-
Patent number: 8373221Abstract: An integrated circuit and method of forming an integrated circuit having a memory portion minimizes an amount of oxidation of nanocluster storage elements in the memory portion. A first region of the integrated circuit has non-memory devices, each having a control electrode or gate formed of a single conductive layer of material. A second region of the integrated circuit has a plurality of memory cells, each having a control electrode of at least two conductive layers of material that are positioned one overlying another. The at least two conductive layers are at substantially a same electrical potential when operational and form a single gate electrode. In one form each memory cell gate has two polysilicon layers overlying a nanocluster storage layer.Type: GrantFiled: December 26, 2007Date of Patent: February 12, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Robert F. Steimle, Ramachandran Muralidhar, Bruce E. White
-
Patent number: 8373222Abstract: In a nonvolatile semiconductor memory device, a stacked body is provided on a silicon substrate by alternately stacking pluralities of isolation dielectric films and electrode films, a through-hole is formed in the stacked body to extend in the stacking direction, a memory film is formed by stacking a block layer, a charge layer and a tunnel layer in this order at an inner face of the through-hole, and thereby a silicon pillar is buried in the through-hole. At this time, the electrode film is protruded further than the isolation dielectric film toward the silicon pillar at the inner face of the through-hole, and an end face of the isolation dielectric film has a curved shape displacing toward the silicon pillar side as the electrode film is approached.Type: GrantFiled: August 19, 2009Date of Patent: February 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Katsuyuki Sekine, Yoshio Ozawa
-
Publication number: 20130032873Abstract: According to one embodiment, a semiconductor memory device includes a stacked body, a semiconductor pillar, and a plurality of memory cells. The stacked body includes a plurality of stacked gate electrodes and inter-electrode insulating layers provided between the gate electrodes. The semiconductor pillar punches through the stacked body. The plurality of memory cells is provided in stacking direction. The memory cell includes a charge trap layer provided between the semiconductor pillar and the gate electrode via an air gap. The block insulating layer is provided between the charge trap layer and the gate electrode. Each of the plurality of memory cells is provided with a support portion configured to keep air gap distance between the charge trap layer and the semiconductor pillar.Type: ApplicationFiled: December 15, 2011Publication date: February 7, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masahiro Kiyotoshi
-
Publication number: 20130032875Abstract: One example embodiment of a semiconductor device includes a memory cell array formed on a substrate. The memory cell array includes a gate stack including alternating conductive and insulating layers. A first lower conductive layer in the gate stack has a portion disposed below a first upper conductive layer in the gate stack, and a first contact area of the first lower conductive layer is disposed higher than a second contact area of the first upper conductive layer. The semiconductor device further includes first and second contact plugs extending into the gate stack to contact the first and second contact areas, respectively.Type: ApplicationFiled: February 22, 2012Publication date: February 7, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang-Gn Yun, Kwang-Soo Seol, Jungdal Choi
-
Publication number: 20130032870Abstract: Methods of forming multi-tiered semiconductor devices are described, along with apparatuses that include them. In one such method, a silicide is formed in a tier of silicon, the silicide is removed, and a device is formed at least partially in a void that was occupied by the silicide. One such apparatus includes a tier of silicon with a void between tiers of dielectric material. Residual silicide is on the tier of silicon and/or on the tiers of dielectric material and a device is formed at least partially in the void. Additional embodiments are also described.Type: ApplicationFiled: August 3, 2011Publication date: February 7, 2013Inventors: Anurag Jindal, Gowri Damarla, Roger W. Lindsay, Eric Blomiley