With Field Effect Produced By Pn Or Other Rectifying Junction Gate (i.e., Potential Barrier) (epo) Patents (Class 257/E29.31)
-
Publication number: 20110042726Abstract: A high-voltage device structure comprises a resistor coupled to a tap transistor that includes a JFET in a configuration wherein a voltage provided at a terminal of the JFET is substantially proportional to an external voltage when the external voltage is less than a pinch-off voltage of the JFET. The voltage provided at the terminal being substantially constant when the external voltage is greater than the pinch-off voltage. One end of the resistor is substantially at the external voltage when the external voltage is greater than the pinch-off voltage. When the external voltage is negative, the resistor limits current injected into the substrate. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: ApplicationFiled: August 20, 2009Publication date: February 24, 2011Applicant: Power Integrations, Inc.Inventors: Sujit Banerjee, Vijay Parthasarathy
-
Publication number: 20100320476Abstract: Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs) or diodes such as junction barrier Schottky (JBS) diodes or PiN diodes. The devices have graded p-type semiconductor layers and/or regions formed by epitaxial growth. The methods do not require ion implantation. The devices can be made from a wide-bandgap semiconductor material such as silicon carbide (SiC) and can be used in high temperature and high power applications.Type: ApplicationFiled: June 18, 2010Publication date: December 23, 2010Applicant: SemiSouth Laboratories, Inc.Inventors: Lin CHENG, Michael MAZZOLA
-
Publication number: 20100270559Abstract: A field effect transistor includes: a channel layer 103 containing GaN or InGaN; a first electron-supplying layer 104 disposed over the channel layer 103 and containing InxAlyGa1-x-yN (0?x<1, 0<y<1, 0<x+y<1); a first etch stop layer 105 disposed over the first electron-supplying layer 104 and containing indium aluminum nitride (InAlN); and a second electron-supplying layer 106 provided over the first etch stop layer 105 and containing InaAlbGa1-a-bN (0?a<1, 0<b<1, 0<a+b<1). A first recess 111, which extends through the second electron-supplying layer 106 and the first etch stop layer 105 and having a bottom surface constituted of a section of the first electron-supplying layer 104, is provided in the second electron-supplying layer 106 and the first etch stop layer 105. A gate electrode 109 covers the bottom surface of the first recess 111 and is disposed in the first recess 111.Type: ApplicationFiled: November 17, 2008Publication date: October 28, 2010Applicant: NEC CORPORATIONInventor: Kazuki Ota
-
Publication number: 20100264425Abstract: Junction field effect transistors (JFETs) are shown to be a viable replacement for metal oxide semiconductor field effect transistors (MOSFETs) for gate lengths of less than about 40 nm, providing an alternative to the gate leakage problems presented by scaled down MOSFETs. Integrated circuit designs can have complementary JFET (CJFET) logic cells substituted for existing MOSFET-based logic cells to produce revised integrated circuit designs. Integrated circuits can include JFETS where the channel comprises a wide bandgap semiconductor material and the gate comprises a narrow bandgap semiconductor material. Mixtures of JFET and MOSFET transistors can be included on an integrated circuit design.Type: ApplicationFiled: June 29, 2010Publication date: October 21, 2010Applicant: UNIVERSITY OF UTAH RESEARCH FOUNDATIONInventors: Mark S. Miller, Justin B. Jackson, Divesh Kapoor, Justin Millis
-
Publication number: 20100264466Abstract: The disclosure herein pertains to fashioning a low noise junction field effect transistor (JFET) where transistor gate materials are utilized in forming and electrically isolating active areas of a the JFET. More particularly, active regions are self aligned with patterned gate electrode material and sidewall spacers which facilitate desirably locating the active regions in a semiconductor substrate. This mitigates the need for additional materials in the substrate to isolate the active regions from one another, where such additional materials can introduce noise into the JFET. This also allows a layer of gate dielectric material to remain over the surface of the substrate, where the layer of gate dielectric material provides a substantially uniform interface at the surface of the substrate that facilitates uninhibited current flow between the active regions, and thus promotes desired device operation.Type: ApplicationFiled: June 29, 2010Publication date: October 21, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiaoju Wu, Fan-Chi Frank Hou, Pinghai Hao
-
Publication number: 20100224910Abstract: Disclosed is an HJFET 110 which comprises: a channel layer 12 composed of InyGa1-yN (0?y?1); a carrier supply layer 13 composed of AlxGa1-xN (0?x?1), the carrier supply layer 13 being provided over the channel layer 12 and including at least one p-type layer; and a source electrode 15S, a drain electrode 15D and a gate electrode 17 which are disposed facing the channel layer 12 through the p-type layer, and provided over the carrier supply layer 13. The following relational expression is satisfied: 5.6×1011x<NA×?×t [cm?2]<5.6×1013x, where x denotes an Al compositional ratio of the carrier supply layer, t denotes a thickness of the p-type layer, NA denotes an impurity concentration, and ? denotes an activation ratio.Type: ApplicationFiled: March 29, 2007Publication date: September 9, 2010Applicant: NEC CorporationInventors: Yuji Ando, Hironobu Miyamoto, Tatsuo Nakayama, Yasuhiro Okamoto, Takashi Inoue, Yasuhiro Murase, Kazuki Ota, Akio Wakejima, Naotaka Kuroda
-
Publication number: 20100219454Abstract: A field-effect transistor with improved moisture resistance without an increase in gate capacitance, and a method of manufacturing the field-effect transistor are provided. The field-effect transistor includes: a T-shaped gate electrode on a semiconductor layer; and a first highly moisture-resistant protective film including one of an insulating film and an organic film having high etching resistance, the first highly moisture-resistant protective film being located above the T-shaped gate electrodes over all of a region in which the T-shaped gate electrode is located. A cavity is located between the semiconductor layer and the first highly moisture-resistant protective film below a canopy of the T-shaped gate electrode. An end surface of the cavity is closed by a second highly moisture-resistant film.Type: ApplicationFiled: July 30, 2009Publication date: September 2, 2010Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Hirotaka AMASUGA
-
Publication number: 20100207174Abstract: The invention provides a method for forming a semiconductor structure. A plurality of first type well regions is formed in the first type substrate. A plurality of second type well regions and a plurality of second type bar doped regions are formed in the first type substrate by a doping process using a mask. The second type bar doped regions are diffused to form a second type continuous region by annealing. The second type continuous region is adjoined with the first type well regions. A second type dopant concentration of the second type continuous region is smaller than a second type dopant concentration of the second type bar doped regions. A second type source/drain region is formed in the second type well region.Type: ApplicationFiled: February 16, 2009Publication date: August 19, 2010Applicant: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Hung-Shern Tsai, Shang-Hui Tu, Shin-Cheng Lin
-
Publication number: 20100171154Abstract: Silicon-on-insulator JFET (SOI JFET) having a fully depleted body and fabrication methods therefor. SOI JFETs offer leakage advantages over bulk silicon JFETs. However, some SOI JFETs have poor switching characteristics (e.g., high switch on time). The devices and techniques include a fully-depleted body SOI-JFET, with improved switching characteristic over partially-depleted SOI JFET or bulk silicon devices. In one example, by tuning the thickness of the silicon containing layer of the SOI substrate, the body region of the JFET can be fully depleted during the OFF-state thus offering the performance benefits of suppressed leakage current. Additionally, improved AC performance (e.g., faster switching time) is achieved.Type: ApplicationFiled: January 8, 2009Publication date: July 8, 2010Inventor: Samar Kanti Saha
-
Publication number: 20100148224Abstract: A semiconductor vertical junction field effect power transistor formed by a semiconductor structure having top and bottom surfaces and including a plurality of semiconductor layers with predetermined doping concentrations and thicknesses and comprising at least a bottom layer as drain layer, a middle layer as blocking and channel layer, a top layer as source layer. A plurality of laterally spaced U-shaped trenches with highly vertical side walls defines a plurality of laterally spaced mesas. The mesas are surrounded on the four sides by U-shaped semiconductor regions having conductivity type opposite to that of the mesas forming U-shaped pn junctions and defining a plurality of laterally spaced long and vertical channels with a highly uniform channel opening dimension. A source contact is formed on the top source layer and a drain contact is formed on the bottom drain layer.Type: ApplicationFiled: January 19, 2009Publication date: June 17, 2010Applicant: Rutgers, The State University of New JerseyInventor: Jian H. Zhao
-
Publication number: 20100109051Abstract: A multiple field plate transistor includes an active region, with a source, a drain, and a gate. A first spacer layer is over the active region between the source and the gate and a second spacer layer over the active region between the drain and the gate. A first field plate on the first spacer layer is connected to the gate. A second field plate on the second spacer layer is connected to the gate. A third spacer layer is on the first spacer layer, the second spacer layer, the first field plate, the gate, and the second field plate, with a third field plate on the third spacer layer and connected to the source. The transistor exhibits a blocking voltage of at least 600 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 5.0 m?-cm2, of at least 600 Volts while supporting a current of at least 3 Amps with an on resistance of no more than 5.3 m?-cm2, of at least 900 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 6.Type: ApplicationFiled: December 11, 2009Publication date: May 6, 2010Inventors: YIFENG WU, Primit Parikh, Umesh Mishra
-
Patent number: 7705376Abstract: A sensor comprising a semiconductor film having a plurality of mesopores and containing an oxide, and electrodes electrically connected to the semiconductor film, wherein at least part of surfaces in the mesopores is coated with an organic material.Type: GrantFiled: November 10, 2005Date of Patent: April 27, 2010Assignee: Canon Kabushiki KaishaInventors: Yohei Ishida, Hirokatsu Miyata
-
Publication number: 20100097853Abstract: A memory cell (FIG. 6A) compatible with dynamic random access memories (DRAM) and static random access memories (SRAM) is disclosed. The memory cell includes a first junction field effect transistor (600) having a first conductivity type. A second junction field effect transistor (602) having a second conductivity type is coupled to the first junction field effect transistor. An access transistor (610) is coupled to the first and second junction field effect transistors.Type: ApplicationFiled: October 20, 2008Publication date: April 22, 2010Inventor: Robert N. Rountree
-
Publication number: 20100096667Abstract: There is provided a technique for reducing the occurrence of higher harmonics which occur from a field effect transistor, particularly a field effect transistor configuring a switching element of an antenna switch. In a transistor having a meander structure, the gate width of a partial transistor closest to a gate input side is increased. More specifically, a comb-like electrode is made longer than the other comb-like electrodes. In other words, a finger length is made greater than any other finger length. In particular, the comb-like electrode has the greatest length in all the comb-like electrodes.Type: ApplicationFiled: September 23, 2009Publication date: April 22, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Akishige NAKAJIMA, Yasushi SHIGENO, Hitoshi AKAMINE, Tsutomu KOBORI, Izumi ARAI, Kazuto TAJIMA, Tomoyuki ISHIKAWA, Jyun FUNAKI
-
Publication number: 20100066438Abstract: The present disclosure relates to constructing and operating a transistor or other active device with significantly reduced flicker noise.Type: ApplicationFiled: February 18, 2009Publication date: March 18, 2010Applicant: Infineon Technologies AGInventors: Domagoj Siprak, Marc Tiebout, Peter Baumgartner
-
Patent number: 7670888Abstract: Fashioning a low noise (1/f) junction field effect transistor (JFET) is disclosed, where multiple implants are performed to push a conduction path of the transistor away from the surface of a layer upon which the transistor is formed. In this manner, current flow in the conduction path is less likely to be disturbed by defects that may exist at the surface of the layer, thereby mitigating (1/f) noise.Type: GrantFiled: April 11, 2007Date of Patent: March 2, 2010Assignee: Texas Instruments IncorporatedInventors: Pinghai Hao, Imran Khan, Joe Trogolo
-
Publication number: 20100032731Abstract: In accordance with an aspect of the invention, A Schottky junction field effect transistor (JFET) is created using cobalt silicide, or other Schottky material, to form the gate contact of the JFET. The structural concepts can also be applied to a standard JFET that uses N? type or P? type dopants to form the gate of the JFET. In addition, the structures allow for an improved JFET linkup with buried linkup contacts allowing improved noise and reliability performance for both conventional diffusion (N? and P? channel) JFET structures and for Schottky JFET structures. In accordance with another aspect of the invention, the gate poly, as found in a standard CMOS or BiCMOS process flow, is used to perform the linkup between the source and the junction gate and/or between the drain and the junction gate of a junction filed effect transistor (JFET).Type: ApplicationFiled: July 6, 2009Publication date: February 11, 2010Inventors: Jeffrey A. Babcock, Natalia Lavrovskaya, Saurabh Desai, Alexei Sadovnikov
-
Publication number: 20100019289Abstract: A junction field effect transistor comprises a semiconductor substrate and a well region formed in the substrate. A source region of a first conductivity type is formed in the well region. A drain region of the first conductivity type is formed in the well region and spaced apart from the source region. A channel region of the first conductivity type is located between the source region and the drain region and formed in the well region. A gate region of a second conductivity type is formed in the well region. The transistor further includes first, second, and third connection regions. The first connection region is in ohmic contact with the source region and formed of silicide. The second connection region is in ohmic contact with the drain region and formed of silicide. The third connection region in ohmic contact with the gate region.Type: ApplicationFiled: July 25, 2008Publication date: January 28, 2010Applicant: DSM Solutions, Inc.Inventors: Ashok K. Kapoor, Madhukar B Vora
-
Publication number: 20090282382Abstract: A method for modeling a circuit includes generating a circuit model based on a netlist that defines a plurality of connections between a plurality of circuit elements. The circuit model includes a model of one or more of the circuit elements. The method further includes determining a wire width associated with at least a selected connection based, at least in part, on design rules associated with the netlist. Additionally, the method includes determining a wire thickness associated with the selected connection based, at least in part, on a signal delay associated with the wire thickness. Furthermore, the method also includes routing the selected connection in the circuit model using a wire having a width substantially equal to the wire width calculated for the connection and a thickness equal to the wire thickness calculated for the connection and storing the circuit model in an electronic storage media.Type: ApplicationFiled: May 6, 2008Publication date: November 12, 2009Applicant: DSM Solutions, Inc.Inventors: Payman Zarkesh-Ha, Christopher L. Hamlin, Ashok K. Kapoor, James S. Koford, Madhukar B. Vora
-
Publication number: 20090273009Abstract: A single chip wireless sensor (1) comprises a microcontroller (2) connected by a transmit/receive interface (3) to a wireless antenna (4). The microcontroller (2) is also connected to an 8 kB RAM (5), a USB interface (6), an RS232 interface (8), 64 kB flash memory (9), and a 32 kHz crystal (10). The device (1) senses humidity and temperature, and a humidity sensor (11) is connected by an 18 bit ?? A-to-D converter (12) to the microcontroller (2) and a temperature sensor (13) is connected by a 12 bit SAR A-to-D converter (14) to the microcontroller (2). The device (1) is an integrated chip manufactured in a single process in which both the electronics and sensor components are manufactured using standard CMOS processing techniques, applied to achieve both electronic and sensing components in an integrated process.Type: ApplicationFiled: May 28, 2009Publication date: November 5, 2009Inventor: Timothy Cummins
-
Publication number: 20090256177Abstract: In an ohmic layer and methods of forming the ohmic layer, a gate structure including the ohmic layer and a metal wiring having the ohmic layer, the ohmic layer is formed using tungsten silicide that includes tungsten and silicon with an atomic ratio within a range of about 1:5 to about 1:15. The tungsten silicide may be obtained in a chamber using a reaction gas including a tungsten source gas and a silicon source gas by a partial pressure ratio within a range of about 1.0:25.0 to about 1.0:160.0. The reaction gas may have a partial pressure within a range of about 2.05 percent to about 30.0 percent of a total internal pressure of the chamber. When the ohmic layer is employed for a conductive structure, such as a gate structure or a metal wiring, the conductive structure may have a reduced resistance.Type: ApplicationFiled: May 1, 2009Publication date: October 15, 2009Inventors: Hee-Sook PARK, Gil-Heyun CHOI, Chang-Won LEE, Byung-Hak LEE, Sun-Pil YOUN, Dong-Chan LIM, Jae-Hwa PARK, Jang-Hee LEE, Woong-Hee SOHN
-
Publication number: 20090224287Abstract: A semiconductor device having a locally buried insulation layer and a method of manufacturing a semiconductor device having the same are provided, in which a gate electrode is formed on a substrate, and oxygen ions are implanted into an active region to form a locally buried insulation layer. An impurity layer is formed on the locally buried insulation layer to form a source/drain. A silicide layer is formed on the source/drain and on the gate electrode. The locally buried insulation layer can prevent junction leakage, decrease junction capacitance and prevent a critical voltage of an MOS transistor from increasing due to body bias, thereby to improve characteristics of the device.Type: ApplicationFiled: March 9, 2009Publication date: September 10, 2009Inventors: Dong-Suk Shin, Ho Lee, Myung-Sun Kim
-
Publication number: 20090200576Abstract: A semiconductor device includes: a first semiconductor layer including AlXGa1-XN (0?X?1); a second semiconductor layer provided on the first semiconductor layer, including AlYGa1-YN (0?Y?1, X<Y), and having a larger bandgap than the first semiconductor layer; a source electrode provided on the second semiconductor layer; a drain electrode provided on the second semiconductor layer; and a gate electrode provided on the second semiconductor layer between the source electrode and the drain electrode. A region of the second semiconductor layer below the gate electrode at a depth short of the first semiconductor layer is doped with atoms to be negatively charged in the second semiconductor layer.Type: ApplicationFiled: February 13, 2009Publication date: August 13, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Yasunobu Saito, Wataru Saito, Yorito Kakiuchi, Tomohiro Nitta, Akira Yoshioka, Tetsuya Ohno, Hidetoshi Fujimoto, Takao Noda
-
Publication number: 20090159934Abstract: A semiconductor structure is fabricated with reduced gate capacitance by thinning of a gate electrode to provide a reduced thickness gate electrode. The gate electrode is thinned after forming a spacer layer adjoining the gate electrode. In addition, the height of the spacer layer may also be reduced. The spacer layer thus has an enhanced horizontal width desired for locating an intrinsic source/drain with respect to an extension region and in particular, an enhanced horizontal width relative to the spacer height. The reduced thickness gate electrode may be fully silicided to provide decreased gate resistance. A raised source/drain layer may be located upon the intrinsic source/drain region. The raised source/drain layer may have a top surface higher than the reduced thickness gate electrode. In addition, the raised source/drain layer may have a top surface higher than the reduced height spacer layer.Type: ApplicationFiled: November 20, 2008Publication date: June 25, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ricky S. Amos, Wesley C. Natzle, Siddhartha Panda, Brian L. Tessier
-
Publication number: 20090152566Abstract: A junction field-effect transistor comprises an n-type semiconductor layer having a channel region, a buffer layer formed on the channel region and a p+ region formed on the buffer layer. The concentration of electrons in the buffer layer is lower than the concentration of electrons in the semiconductor layer. The concentration of electrons in the buffer layer is preferably not more than one tenth of the concentration of electrons in the semiconductor layer. Thus, the threshold voltage can be easily controlled, and saturation current density of a channel can be easily controlled.Type: ApplicationFiled: September 8, 2005Publication date: June 18, 2009Inventors: Kazuhiro Fujikawa, Shin Harada
-
Publication number: 20090114950Abstract: The invention relates to a semiconductor device (10) comprising a substrate (11) and a semiconductor body (1) of silicon having a semiconductor layer structure comprising, in succession, a first and a second semiconductor layer (2, 3), and having a surface region of a first conductivity type which is provided with a field effect transistor (M) with a channel of a second conductivity type, opposite to the first conductivity type, wherein the surface region is provided with source and drain regions (4A, 4B) of the second conductivity type for the field effect transistor (M) and with—interposed between said source and drain regions—a channel region (3A) with a lower doping concentration which forms part of the second semiconductor layer (3) and with a buried first-conductivity-type semiconductor region (2A), buried below the channel region (3A), with a doping concentration that is much higher than that of the channel region (3A) and which forms part of the first semiconductor layer (2).Type: ApplicationFiled: May 19, 2005Publication date: May 7, 2009Applicant: Koninklijke Philips Electronics N.V.Inventors: Prabhat Agarwal, Jan Willem Slotboom, Gerben Doornbos
-
Publication number: 20090108298Abstract: A semiconductor device includes: substrate region; a gate electrode, a source electrode, and a drain electrode which are placed on a first surface of the substrate regions; an active area between gate and source placed between the gate electrode and the source electrode; an active area between gate and drain placed between the gate electrode and the drain electrode; an active area placed on the substrate region of the underneath part of the gate electrode, the source electrode, and the drain electrode; and a non-active area placed adjoining the active area, the active area between gate and source, and the active area between gate and drain. Furthermore, width WA1 of the active area between gate and source is wider than width WA2 of the active area between gate and drain. Channel resistance of an active area between source and gate placed between a gate electrode and a source electrode is reduced, and high-frequency performance is provided.Type: ApplicationFiled: October 28, 2008Publication date: April 30, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kazutaka Takagi
-
Publication number: 20090039398Abstract: An n type impurity region is continuously formed on the bottom portion of a channel region below a source region, a gate region and a drain region. The n type impurity region has an impurity concentration higher than the channel region and a back gate region, and is less influenced by the diffusion of p type impurities from the gate region and the back gate region. Moreover, by continuously forming the impurity region from a portion below the source region to a portion below the drain region, the resistance value of a current path in the impurity region is substantially uniformed. Therefore, the IDSS is stabilized, the forward transfer admittance gm and the voltage gain Gv are improved, and the noise voltage Vno is decreased. Furthermore, the IDSS variation within a single wafer is suppressed.Type: ApplicationFiled: August 5, 2008Publication date: February 12, 2009Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Mitsuo Hatamoto, Yoshiaki Matsumiya
-
Publication number: 20090020790Abstract: A method of directly depositing a polysilicon film at a low temperature is disclosed. The method comprises providing a substrate and performing a sequential deposition process. The sequential deposition process comprises first and second deposition steps. In the first deposition step, a first bias voltage is applied to the substrate, and plasma chemical vapor deposition is utilized to form a first polysilicon sub-layer on the substrate. In the second deposition step, a second bias voltage is applied to the substrate, and plasma chemical vapor deposition is utilized to form a second polysilicon sub-layer on the first sub-layer. The first and second sub-layers constitute the polysilicon film, and the first bias voltage differs from the second bias voltage.Type: ApplicationFiled: May 6, 2008Publication date: January 22, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yuan Tseng, I Hsuan Peng, Yung-Hui Yeh, Jung-Jie Huang, Cheng-Ju Tsai
-
Publication number: 20080315266Abstract: A junction field effect transistor (JFET) has a hyperabrupt junction layer that functions as a channel of a JFET. The hyperabrupt junction layer is formed by two dopant profiles of opposite types such that one dopant concentration profile has a peak concentration depth at a tail end of the other dopant profile. The voltage bias to the channel is provided by a body that is doped with the same type of dopants as the gate. This is in contrast with conventional JFETs that have a body that is doped with the opposite conductivity type as the gate. The body may be electrically decoupled from the substrate by another reverse bias junction formed either between the body and the substrate or between a buried conductor layer beneath the body and the substrate. The capability to form a thin hyperabrupt junction layer allows formation of a JFET in a semiconductor-on-insulator substrate.Type: ApplicationFiled: June 25, 2007Publication date: December 25, 2008Inventors: Ebenezer E. Eshun, Jeffrey B. Johnson, Richard A. Phelps, Robert M. Rassel, Michael J. Zierak
-
Publication number: 20080296636Abstract: According to the present invention, semiconductor device breakdown voltage can be increased by embedding field shaping regions within a drift region of the semiconductor device. A controllable current path extends between two device terminals on the top surface of a planar substrate, and the controllable current path includes the drift region. Each field shaping region includes two or more electrically conductive regions that are electrically insulated from each other, and which are capacitively coupled to each other to form a voltage divider dividing a potential between the first and second terminals. One or more of the electrically conductive regions are isolated from any external electrical contact. Such field shaping regions can provide enhanced electric field uniformity in current-carrying parts of the drift region, thereby increasing device breakdown voltage.Type: ApplicationFiled: June 2, 2008Publication date: December 4, 2008Inventors: Mohamed N. Darwish, Richard A. Harris, Muhammed Ayman Shibib, Andrew J. Morrish, Robert Kuo-Chang Yang
-
Publication number: 20080277734Abstract: The present invention includes methods for stressing transistor channels of semiconductor device structures. Such methods include the formation of so-called near-surface “nanocavities” adjacent to the source/drain regions, forming extensions of the source/drain regions adjacent to and including the nanocavities, and implanting matter of a type that will expand or contract the volume of the nanocavties, depending respectively upon whether compressive strain is desirable in transistor channels between the nanocavities, as in PMOS field effect transistors, or tensile strain is wanted in transistor channels, as in NMOS field effect transistors, to enhance carrier mobility and transistor speed. Semiconductor device structures and semiconductor devices including these features are also disclosed.Type: ApplicationFiled: May 8, 2007Publication date: November 13, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Arup Bhattacharyya, Leonard Forbes, Paul A. Farrar
-
Publication number: 20080272404Abstract: A semiconductor device includes a substrate of semiconductor material. A source region, a drain region, and a conducting region of the semiconductor device are formed in the substrate and doped with a first type of impurities. The conducting region is operable to conduct current between the drain region and the source region when the semiconductor device is operating in an on state. A gate region is also formed in the substrate and doped with a second type of impurities. The gate region abuts a channel region of the conducting region. A stress layer is deposited on at least a portion of the conducting region. The stress layer applies a stress to the conducting region along a boundary of the conducting region that strains at least a portion of the conducting region.Type: ApplicationFiled: May 4, 2007Publication date: November 6, 2008Applicant: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Publication number: 20080272403Abstract: A junction field effect transistor comprises a semiconductor substrate. A source region of a first conductivity type is formed in the substrate. A drain region of the first conductivity type is formed in the substrate. A channel region of the first conductivity type is formed in the substrate. A gate region of a second conductivity type is formed in the substrate between the source and drain regions. A first virtual link region is formed in the substrate between the gate region and either the source region or the drain region. A dielectric material overlays the first virtual link region. A first electrode region overlays the dielectric material.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Samar K. Saha, Ashok K. Kapoor
-
Publication number: 20080272409Abstract: A junction field effect transistor comprises a semiconductor substrate, a source region formed in the substrate, a drain region formed in the substrate and spaced apart from the source region, and a gate region formed in the substrate. The transistor further comprises a first channel region formed in the substrate and spaced apart from the gate region, and a second channel region formed in the substrate and between the first channel region and the gate region. The second channel region has a higher concentration of doped impurities than the first channel region.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Sachin R. Sonkusale, Weimin Zhang, Ashok K. Kapoor
-
Publication number: 20080272402Abstract: A junction field effect transistor comprises a semiconductor substrate. A first impurity region of a first conductivity type is formed in the substrate. A second impurity region of the first conductivity type is formed in the substrate and spaced apart from the first impurity region. A channel region of the first conductivity type is formed between the first and second impurity regions. A gate region of a second conductivity type is formed in the substrate between the first and second impurity regions. A gap region is formed in the substrate between the gate region and the first impurity region such that the first impurity region is spaced apart from the gate region.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Samar K. Saha, Ashok K. Kapoor
-
Publication number: 20080273409Abstract: A semiconductor device that includes a memory cell having a junction field effect transistor (JFET) is disclosed. The JFET may include a data storage region disposed between a first and second insulating region. The data storage region provides a first threshold voltage to the JFET when storing a first data value and provides a second threshold voltage to the JFET when storing a second data value. The memory cell is a dynamic random access memory (DRAM) cell.Type: ApplicationFiled: May 1, 2007Publication date: November 6, 2008Inventor: Damodar R. Thummalapally
-
Publication number: 20080251818Abstract: Fashioning a low noise (1/f) junction field effect transistor (JFET) is disclosed, where multiple implants are performed to push a conduction path of the transistor away from the surface of a layer upon which the transistor is formed. In this manner, current flow in the conduction path is less likely to be disturbed by defects that may exist at the surface of the layer, thereby mitigating (1/f) noise.Type: ApplicationFiled: April 11, 2007Publication date: October 16, 2008Inventors: Pinghai Hao, Imran Khan, Joe Trogolo
-
Publication number: 20080230812Abstract: Various integrated circuit devices, in particular a junction field-effect transistor (JFET), are formed inside an isolation structure which includes a floor isolation region and a trench extending from the surface of the substrate to the floor isolation region. The trench may be filled with a dielectric material or may have a conductive material in a central portion with a dielectric layer lining the walls of the trench. Various techniques for terminating the isolation structure by extending the floor isolation region beyond the trench, using a guard ring, and a forming a drift region are described.Type: ApplicationFiled: February 27, 2008Publication date: September 25, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Donald R. Disney, Richard K. Williams
-
Publication number: 20080217662Abstract: Efficient utilization of space in a laterally-conducting semiconductor device package is enhanced by creating at least one supplemental downbond pad portion of the diepad for receiving the downbond wire from the ground contact of the device. The supplemental diepad portion may occupy area at the end or side of the package formerly occupied by non-integral leads. By receiving the substrate downbond wire, the supplemental diepad portion allows a greater area of the main diepad to be occupied by a die having a larger area, thereby enhancing space efficiency of the package.Type: ApplicationFiled: March 14, 2008Publication date: September 11, 2008Applicant: GEM Services, Inc.Inventors: James Harnden, Allen K. Lam, Richard K. Williams, Anthony Chia, Chu Weibing
-
Publication number: 20080210981Abstract: A semiconductor device includes a plurality of repeatable circuit cells connectable to one or more conductors providing at least electrical connection to the circuit cells and/or electrical connection between one or more circuit elements in the cells. Each of the circuit cells are configured having gates and active regions forming a grating, wherein, for a given active layer in the device, a width of each active region is substantially the same relative to one another, a spacing between any two adjacent active regions is substantially the same, a width of each gate is substantially the same relative to one another, and a spacing between any two adjacent gates is substantially the same.Type: ApplicationFiled: May 15, 2008Publication date: September 4, 2008Applicant: International Business Machines CorporationInventors: Leland Chang, Hon-Sum Philip Wong
-
Publication number: 20080197419Abstract: An integrated circuit and methods for laying out the integrated circuit are provided. The integrated circuit includes a first and a second transistor. The first transistor includes a first active region comprising a first source and a first drain; and a first gate electrode over the first active region. The second transistor includes a second active region comprising a second source and a second drain; and a second gate electrode over the second active region and connected to the first gate electrode, wherein the first source and the second source are electrically connected, and the first drain and the second drain are electrically connected.Type: ApplicationFiled: April 17, 2007Publication date: August 21, 2008Inventor: Jhon-Jhy Liaw
-
Publication number: 20080197382Abstract: Metal-semiconductor field-effect transistors (MESFETS) are provided. A MESFET is provided having a source region, a drain region and a gate. The gate is between the source region and the drain region. A p-type conductivity layer is provided beneath the source region, the p-type conductivity layer being self-aligned to the gate. Related methods of fabricating MESFETs are also provided herein.Type: ApplicationFiled: February 15, 2007Publication date: August 21, 2008Inventors: Saptharishi Sriram, Jason Henning, Keith Wieber
-
Patent number: 7402845Abstract: A semiconductor package that includes a compound component and a diode arranged in a cascode configuration to function as a rectifier.Type: GrantFiled: January 3, 2007Date of Patent: July 22, 2008Assignee: International Rectifier CorporationInventors: Chuan Cheah, Kunzhong Hu
-
Publication number: 20080128673Abstract: A transistor for a phase change memory device includes a semiconductor substrate in which active regions are delimited by an isolation structure. A groove is defined on a surface of a gate forming area of each active region. Portions of the isolation structure, which are adjacent to the gate forming area of the active region, are recessed to expose side faces of the gate forming area of the active region. A gate is formed on the gate forming area of the active region over the gate forming area grooves and exposed side faces thereof as well as the recessed portions of the isolation structure. Junction areas are then formed in the active region on both sides of the gate to complete the transistor of a phase change memory device.Type: ApplicationFiled: September 14, 2007Publication date: June 5, 2008Inventors: Heon Yong CHANG, Suk Kyoung HONG, Hae Chan PARK, Nam Kyun PARK
-
Publication number: 20080099846Abstract: A semiconductor device has a first MOS transistor formed on first active region of the first conductivity type, having first gate electrode structure, first source/drain regions, recesses formed in the first source/drain regions, and semiconductor buried regions buried and grown on the recesses for applying stress to the channel under the first gate electrode structure, and a second MOS transistor formed on second active region of the second conductivity type, having second gate electrode structure, second source/drain regions, and semiconductor epitaxial layers formed on the second source/drain regions without forming recesses and preferably applying stress to the channel under the second gate electrode structure. In a CMOS device, performance can be improved by utilizing stress and manufacture processes can be simplified.Type: ApplicationFiled: May 2, 2007Publication date: May 1, 2008Applicant: FUJITSU LIMITEDInventor: Hiroyuki Ohta
-
Publication number: 20080067561Abstract: A quantum interference transistor comprising an source region for emitting electron waves into a vacuum, a drain region for collecting the electron waves, a repeating nanostructure in a region between the source and drain regions for introducing a constant phase shift between a plurality of electron waves, and a gate for controlling the phase shift introduced by the nanostructure; wherein the repeating nanostructure is characterized by having sharply defined geometric patterns or indents of a dimension that creates de Broglie wave interference.Type: ApplicationFiled: September 18, 2007Publication date: March 20, 2008Inventors: Amiran Bibilashvili, Avto Tavkhelidze
-
Publication number: 20080061325Abstract: A microelectronic product and the method for manufacturing the product are provided. A source and drain are spaced from one another in a first direction and are connected to opposing ends of a channel to provide a set voltage. First and second gates are spaced from one another in a second direction surrounding a portion of the channel to allow for application and removal of a gate voltage. Application of the gate voltage repels majority carriers in the channel to reduce the current that conducts between the source and drain.Type: ApplicationFiled: September 13, 2006Publication date: March 13, 2008Inventor: Dominik J. Schmidt
-
Publication number: 20080001184Abstract: Example embodiments are directed to a junction field effect thin film transistor (JFETFT) including a first electrode formed on a substrate, a first conductive first gate semiconductor pattern formed on the first gate electrode, a second conductive semiconductor channel layer formed on the substrate and the first conductive first gate semiconductor pattern, and source and drain electrodes formed on the second conductive semiconductor pattern and located at both sides of the first conductive gate semiconductor pattern. The JFETFT may further include a first conductive second gate semiconductor pattern formed on a portion of the second conductive semiconductor channel layer between the source electrode and the drain electrode, and a second gate electrode formed on the first conductive second gate semiconductor pattern.Type: ApplicationFiled: February 12, 2007Publication date: January 3, 2008Inventors: Stefanovich Genrikh, Choong-Rae Cho, Eun-Hong Lee
-
Patent number: 7307280Abstract: The present memory device includes first and second electrodes, an active layer; and a passive layer, the active and passive layers being between the first and second electrodes, with at least one of the active layer and passive layer being a doped a sol-gel.Type: GrantFiled: September 16, 2005Date of Patent: December 11, 2007Assignee: Spansion LLCInventors: Xiaobo Shi, Richard Kingsborough