Capacitor With Potential Barrier Or Surface Barrier (epo) Patents (Class 257/E29.342)
E Subclasses
-
Publication number: 20120153436Abstract: Capacitance blocks (first block and second block) respectively formed on two different adjacent common pad electrodes are electrically connected in series through an upper electrode. A distance between two adjacent capacitance blocks connected in series through an upper electrode film for the upper electrode corresponds to a distance between opposing lower electrodes disposed in an outermost perimeter of each capacitance block, and is two or less times than a total film thickness of the upper electrode film embedded between the two adjacent capacitance blocks.Type: ApplicationFiled: December 19, 2011Publication date: June 21, 2012Applicant: ELPIDA MEMORY, INC.Inventor: EIJI HASUNUMA
-
Publication number: 20120146182Abstract: A component includes a substrate and a capacitor formed in contact with the substrate. The substrate can consist essentially of a material having a coefficient of thermal expansion of less than 10 ppm/° C. The substrate can have a surface and an opening extending downwardly therefrom. The capacitor can include at least first and second pairs of electrically conductive plates and first and second electrodes. The first and second pairs of plates can be connectable with respective first and second electric potentials. The first and second pairs of plates can extend along an inner surface of the opening, each of the plates being separated from at least one adjacent plate by a dielectric layer. The first and second electrodes can be exposed at the surface of the substrate and can be coupled to the respective first and second pairs of plates.Type: ApplicationFiled: December 9, 2010Publication date: June 14, 2012Applicant: TESSERA RESEARCH LLCInventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia
-
Publication number: 20120139022Abstract: Embedded memories. The devices include a substrate, a first dielectric layer, a second dielectric layer, a third dielectric layer, and a plurality of capacitors. The substrate comprises transistors. The first dielectric layer, embedding first and second conductive plugs electrically connecting the transistors therein, overlies the substrate. The second dielectric layer, comprising a plurality of capacitor openings exposing the first conductive plugs, overlies the first dielectric layer. The capacitors comprise a plurality of bottom plates, respectively disposed in the capacitor openings, electrically connecting the first conductive plugs, a plurality of capacitor dielectric layers respectively overlying the bottom plates, and a top plate, comprising a top plate opening, overlying the capacitor dielectric layers. The top plate opening exposes the second dielectric layer, and the top plate is shared by the capacitors.Type: ApplicationFiled: February 9, 2012Publication date: June 7, 2012Inventors: Yi-Ching Lin, Chun-Yao Chen, Chen-Jong Wang, Shou-Gwo Wuu, Chung S. Wang, Chien-Hua Huang, Kun-Lung Chen, Ping Yang
-
SEMICONDUCTOR DEVICE COMPRISING A CAPACITOR AND AN ELECTRICAL CONNECTION VIA, AND FABRICATION METHOD
Publication number: 20120133021Abstract: A main blind hole is formed in a front face of a wafer having a rear face. A through capacitor is formed in the main blind hole including a conductive outer electrode, a dielectric intermediate layer, and a filling conductive material forming an inner electrode. Cylindrical portions of the outer electrode, the dielectric intermediate layer and the inner electrode have front ends situated in a plane of the front face of the wafer. A secondary rear hole is formed in the rear face of the wafer to reveal a bottom of the outer electrode. A rear electrical connection is made to contact the bottom of the outer electrode through the secondary rear hole. A through hole via filled with a conductive material is provided adjacent the through capacitor. An electrical connection is made on the rear face between the rear electrical connection and the through hole via.Type: ApplicationFiled: November 17, 2011Publication date: May 31, 2012Applicants: STMICROELECTRONICS (CROLLES 2) SAS, STMICROELECTRONICS S.A.Inventors: Sylvain Joblot, Alexy Farcy, Jean-Francois Carpentier, Pierre Bar -
Publication number: 20120132974Abstract: Disclosed are integrated circuit structures each having a silicon germanium film incorporated as a local interconnect and/or an electrical contact. These integrated circuit structures provide improved local interconnects between devices and/or increased capacitance to devices without significantly increasing structure surface area or power requirements. Specifically, disclosed are integrated circuit structures that incorporate a silicon germanium film as one or more of the following features: as a local interconnect between devices; as an electrical contact to a device (e.g., a deep trench capacitor, a source/drain region of a transistor, etc.); as both an electrical contact to a deep trench capacitor and a local interconnect between the deep trench capacitor and another device; and as both an electrical contact to a deep trench capacitor and as a local interconnect between the deep trench capacitor and other devices.Type: ApplicationFiled: February 8, 2012Publication date: May 31, 2012Applicant: International Business Machines CorporationInventor: Steven H. Voldman
-
Publication number: 20120132968Abstract: A semiconductor device and a method for manufacturing the same are disclosed. The method for manufacturing a semiconductor device includes forming a device isolation film defining an active region over a semiconductor substrate including a periphery region, forming a gate pattern over the active region, forming a contact plug coupled to each of the gate pattern and the active region, forming a line coupled to the contact plug and a first reservoir capacitor over the same layer as in the line, and forming a second storage capacitor coupled to the first storage capacitor. The semiconductor device sufficiently endures a high bias not only using a line electrode and a dielectric film of a periphery region but also using a MOS-type storage capacitor of an upper electrode, and couples a cylindrical storage capacitor in series to a MOS-type capacitor so that it can be used in a small region.Type: ApplicationFiled: October 21, 2011Publication date: May 31, 2012Applicant: Hynix Semiconductor Inc.Inventor: Woong CHOI
-
Publication number: 20120133023Abstract: A method of forming an integrated circuit device includes forming a plurality of deep trench decoupling capacitors on a first substrate; forming a plurality of active circuit devices on a second substrate; bonding the second substrate to the first substrate; and forming electrical connections between the deep trench capacitors and the second substrate.Type: ApplicationFiled: February 9, 2012Publication date: May 31, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Roger A. Booth, JR., Kangguo Cheng, Ravi M. Todi, Geng Wang
-
Publication number: 20120133022Abstract: Methods of fabricating a passive element and a semiconductor device including the passive element are disclosed including the use of a dummy passive element. A dummy passive element is a passive element or wire which is added to the chip layout to aid in planarization but is not used in the active circuit. One embodiment of the method includes forming the passive element and a dummy passive element adjacent to the passive element; forming a dielectric layer over the passive element and the dummy passive element, wherein the dielectric layer is substantially planar between the passive element and the dummy passive element; and forming in the dielectric layer an interconnect to the passive element through the dielectric layer and a dummy interconnect portion overlapping at least a portion of the dummy passive element. The methods eliminate the need for planarizing.Type: ApplicationFiled: January 27, 2012Publication date: May 31, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anil K. Chinthakindi, Timothy J. Dalton, Ebenezer E. Eshun, Jeffrey P. Gambino, Anthony K. Stamper, Kunal Vaed
-
Publication number: 20120133020Abstract: A dielectric wafer has, on top of its front face, a front electrical connection including an electrical connection portion. A blind hole passes through from a rear face of the wafer to at least partially reveal a rear face of the electrical connection portion. A through capacitor is formed in the blind hole. The capacitor includes a first conductive layer covering the lateral wall and the electrical connection portion (forming an outer electrode), a dielectric intermediate layer covering the first conductive layer (forming a dielectric membrane), and a second conductive layer covering the dielectric intermediate layer (forming an inner electrode). A rear electrical connection is made to the inner electrode.Type: ApplicationFiled: November 17, 2011Publication date: May 31, 2012Applicant: STMICROELECTRONICS S.A.Inventors: Sylvain Joblot, Alexis Farcy, Jean-Francois Carpentier, Pierre Bar
-
Method of Forming Top Electrode for Capacitor and Interconnection in Integrated Passive Device (IPD)
Publication number: 20120119329Abstract: A method of manufacturing a semiconductor device includes providing a substrate having a first conductive layer disposed on a top surface of the substrate. A high resistivity layer is formed over the substrate and the first conductive layer. A dielectric layer is deposited over the substrate, first conductive layer and high resistivity layer. A portion of the dielectric layer, high resistivity layer, and first conductive layer forms a capacitor stack. A first passivation layer is formed over the dielectric layer. A second conductive layer is formed over the capacitor stack and a portion of the first passivation layer. A first opening is etched in the dielectric layer to expose a surface of the high resistivity layer. A third and fourth conductive layer is deposited over the first opening in the dielectric layer and a portion of the first passivation layer.Type: ApplicationFiled: January 20, 2012Publication date: May 17, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Robert Charles Frye -
Publication number: 20120119327Abstract: A capacitor in a semiconductor memory device comprises a lower electrode on a substrate that is formed of a conductive metal oxide having a rutile crystalline structure, a titanium oxide dielectric layer on the lower electrode that has a rutile crystalline structure and includes impurities for reducing a leakage current, and an upper electrode on the titanium oxide dielectric layer. A method of forming a capacitor in a semiconductor device comprise steps of forming a lower electrode on a substrate that includes a conductive metal oxide having a rutile crystalline structure, forming a titanium oxide dielectric layer on the lower electrode that has a rutile crystalline structure and impurities for reducing a leakage current, and forming an upper electrode on the titanium oxide dielectric layer.Type: ApplicationFiled: September 21, 2011Publication date: May 17, 2012Inventors: Oh-Seong Kwon, Kyu-Ho Cho, Wan-Don Kim, Beom-Seok Kim, Yong-Suk Tak
-
Publication number: 20120118739Abstract: Methods and devices for sequencing nucleic acids are disclosed herein. Devices are also provided herein for measuring DNA with nano-pores sized to allow DNA to pass through the nano-pore. The capacitance can be measured for the DNA molecule passing through the nano-pore. The capacitance measurements can be correlated to determine the sequence of base pairs passing through the nano-pore to sequence the DNA.Type: ApplicationFiled: September 29, 2011Publication date: May 17, 2012Inventors: Sameer Walavalkar, Axel Scherer, Thomas A. Tombrello, Aditya Rajagopal, Andrew P. Homyk, Erika Garcia
-
Publication number: 20120119328Abstract: A dielectric thin film element that includes a substrate, a close-adhesion layer formed on one principal surface of the substrate, a capacitance section having a lower electrode layer formed on the close-adhesion layer, a dielectric layer formed on the lower electrode layer, and an upper electrode layer formed on the dielectric layer, and a protective layer formed to cover the capacitance section, wherein the end of the close-adhesion layer is exposed from the protective layer.Type: ApplicationFiled: January 19, 2012Publication date: May 17, 2012Applicant: MURATA MANUFACTURING CO., LTD.Inventor: Toshiyuki Nakaiso
-
Publication number: 20120112314Abstract: A device includes a top metal layer over a substrate; a copper-containing metal feature in the top metal layer; a passivation layer over the top metal layer; and a capacitor. The capacitor includes a bottom electrode including at least a portion in the first passivation layer, wherein the bottom electrode includes aluminum; an insulator over the bottom electrode; and a top electrode over the insulator.Type: ApplicationFiled: November 5, 2010Publication date: May 10, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Tse-Hua Lu
-
Publication number: 20120112315Abstract: Embodiments of the present invention provide a method and system for manufacturing copper-based capacitor on an integrated circuit. For example, the integrated circuit is associated with a channel length of less than 0.13 um. It is to be appreciated that, depending upon application, the present invention provides a more improved method for manufacturing capacitors and thus allow MIM capacitors to be manufactured at smaller dimensions. The method includes a step for providing a substrate. The method also includes a step for providing a layer of inter-metal dielectric overlaying the substrate. The method additionally includes a step for providing a bottom layer. The bottom layer includes a first portion and a second portion. The first portion can be characterized as electrically conductive. In addition, the method includes a step for providing a first insulating layer overlaying the bottom layer.Type: ApplicationFiled: November 19, 2010Publication date: May 10, 2012Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: ZHEN CHEN, Yung Feng Lin, Lin Huang
-
Publication number: 20120112316Abstract: Openings are formed by lithography and subsequent dry etching at the portions of a first protective film which correspond to connecting holes of second plugs which will be described later, namely at the portions thereof which align with first plugs, wherein the openings have a diameter greater than that of connecting holes by about 0.4 ?m.Type: ApplicationFiled: January 22, 2012Publication date: May 10, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Yasutaka OZAKI
-
Publication number: 20120104550Abstract: A contact formed in accordance with a process for etching a insulating material to produce an opening having an aspect ratio of at least 15:1 by first exposing the insulating material to a second plasma of a second gaseous etchant comprising Ar, Xe, and combinations thereof to form an opening having an aspect ratio of less than 15:1. Secondly, the insulating material is exposed to a first plasma of a first gaseous etchant having at least fifty percent helium (He) to etch the opening having an aspect ratio of at least 15:1, thereby increasing the aspect ratio to greater than 15:1, where the first gaseous etchant has a lower molecular weight than the second gaseous etchant.Type: ApplicationFiled: January 10, 2012Publication date: May 3, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Aaron R. Wilson
-
Publication number: 20120098090Abstract: A power converter device comprises a substrate, a power die mounted on the substrate, and a capacitor die mounted over the power die in a stacked configuration. The capacitor die is electrically coupled to the power die. A packaging material encapsulates the power die and the capacitor die. An integrated circuit die can also be mounted to the substrate and electrically coupled to the power die to receive power signals from the power die, with the packaging material also encapsulating the integrated circuit die.Type: ApplicationFiled: March 23, 2011Publication date: April 26, 2012Applicant: INTERSIL AMERICAS INC.Inventors: Francois Hebert, Shea Petricek, Nikhil Kelkar
-
Publication number: 20120098045Abstract: A zero temperature coefficient (ZTC) capacitor including a silicon dioxide dielectric layer with a phosphorus density between 1.7×1020 atoms/cm3 and 2.3×1020 atoms/cm3. An integrated circuit containing a ZTC capacitor including a silicon dioxide dielectric layer with a phosphorus density between 1.7×1020 atoms/cm3 and 2.3×1020 atoms/cm3. A process of forming an integrated circuit containing a ZTC capacitor including a silicon dioxide dielectric layer with a phosphorus density between 1.7×1020 atoms/cm3 and 2.3×1020 atoms/cm3.Type: ApplicationFiled: October 6, 2011Publication date: April 26, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Weidong Tian, Imran Khan
-
Patent number: 8158981Abstract: The present invention provides a photosensitive resin composition comprising a component (a): a siloxane resin obtained by hydrolyzing and condensing a silane compound comprising a compound represented by the general formula (1) shown below, a component (b): a solvent dissolving the component (a) therein, and a component (c): a quinonediazide sulfonic acid ester. wherein R1 represents an organic group; A represents a divalent organic group; and X represents a hydrolyzable group, wherein plural X groups in one molecule may be the same or different.Type: GrantFiled: September 19, 2007Date of Patent: April 17, 2012Assignee: Hitachi Chemical Company, Ltd.Inventors: Kouichi Abe, Kei Kasuya, Tetsushi Maruyama, Yousuke Aoki, Kyouko Kojima, Daisuke Ryuzaki
-
Publication number: 20120086104Abstract: Methods of forming a PrCaMnO (PCMO) material by atomic layer deposition. The methods include separately exposing a surface of a substrate to a manganese-containing precursor, an oxygen-containing precursor, a praseodymium-containing precursor and a calcium-containing precursor. The resulting PCMO material is crystalline. A semiconductor device structure including the PCMO material, and related methods, are also disclosed.Type: ApplicationFiled: October 12, 2010Publication date: April 12, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Eugene P. Marsh
-
Publication number: 20120074521Abstract: A method of manufacturing a capacitor includes forming a first ceramic film on a first base made of a metal, forming a second ceramic film on a second base made of a metal, forming a first copper electrode pattern and a first copper via-plug on a surface of one of the first and second ceramic films, the electrode pattern and the via-plug being separate from each other, bonding the first and second ceramic films together with the first electrode pattern and the via-plug therebetween, by applying a pulsed voltage between the first base and the second base while the first base and the second base are pressed so that the first ceramic film and the second ceramic film are pressed on each other, and removing the second base.Type: ApplicationFiled: September 8, 2011Publication date: March 29, 2012Applicant: FUJITSU LIMITEDInventors: Yoshihiko Imanaka, Hideyuki Amada, Fumiaki Kumasaka
-
Publication number: 20120068304Abstract: One or more embodiments relate to a method of forming a semiconductor structure, comprising: providing a semiconductor substrate; forming an opening within the substrate; forming a conductive layer within the opening; and forming a semiconductor layer over the conductive layer.Type: ApplicationFiled: September 20, 2010Publication date: March 22, 2012Inventor: Thoralf KAUTZSCH
-
Patent number: 8138572Abstract: The present invention relates to a semiconductor and manufacturing method thereof, in which a nano tube structure is vertically grown to form a lower electrode of a cell region and a via contact of peripheral circuit region. Therefore, capacitance of the lower electrode is secured without an etching process for high aspect ratio. Also, the via contact can be formed for corresponding to the height of the lower electrode.Type: GrantFiled: December 17, 2009Date of Patent: March 20, 2012Assignee: Hynix Semiconductor IncInventor: Keon Yoo
-
Publication number: 20120061795Abstract: A device includes a semiconductor substrate of a first conductivity type, wherein the semiconductor substrate comprises a first surface and a second surface opposite the first surface. A through-substrate via (TSV) extends from the first surface to the second surface of the semiconductor substrate. A well region of a second conductivity type opposite the first conductivity type encircles the TSV, and extends from the first surface to the second surface of the semiconductor substrate.Type: ApplicationFiled: September 9, 2010Publication date: March 15, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Hsien-Pin Hu, Chin-Wei Kuo, Sally Liu
-
Publication number: 20120061799Abstract: This disclosure provides (a) methods of making an oxide layer (e.g., a dielectric layer) based on yttrium and titanium, to have a high dielectric constant and low leakage characteristic and (b) related devices and structures. An oxide layer having both yttrium and titanium may be fabricated either as an amorphous oxide or as an alternating series of monolayers. In several embodiments, the oxide is characterized by a yttrium contribution to total metal that is specifically controlled. The oxide layer can be produced as the result of a reactive process, if desired, via either a PVD process or, alternatively, via an atomic layer deposition process that employs specific precursor materials to allow for a common process temperature window for both titanium and yttrium reactions.Type: ApplicationFiled: October 8, 2010Publication date: March 15, 2012Inventors: Imran Hashim, Indranil De, Tony Chiang, Edward Haywood, Hanhong Chen, Nobi Fuchigami, Pragati Kumar, Sandra Malhotra, Sunil Shanker
-
Publication number: 20120061798Abstract: A dual node dielectric trench capacitor includes a stack of layers formed in a trench. The stack of layers include, from bottom to top, a first conductive layer, a first node dielectric layer, a second conductive layer, a second node dielectric layer, and a third conductive layer. The dual node dielectric trench capacitor includes two back-to-back capacitors, which include a first capacitor and a second capacitor. The first capacitor includes the first conductive layer, the first node dielectric layer, the second conductive layer, and the second capacitor includes the second conductive layer, the second node dielectric layer, and the third conductive layer. The dual node dielectric trench capacitor can provide about twice the capacitance of a trench capacitor employing a single node dielectric layer having a comparable composition and thickness as the first and second node dielectric layers.Type: ApplicationFiled: September 14, 2010Publication date: March 15, 2012Applicant: International Business Machines CorporationInventors: Keich Kwong Hon Wong, Ramachandra Divakaruni, Roger A. Booth, JR.
-
Publication number: 20120056299Abstract: An integrated capacitor comprises a layer of dielectric material known as functional dielectric material based on crystallized material of perovskite type, between at least one first electrode known as a bottom electrode at the surface of a substrate and at least one second electrode known as a top electrode, said electrodes being electrically insulated by a layer of electrically insulating material in order to allow at least one contact on the top electrode. The electrically insulating material is made of an amorphous dielectric material of perovskite type having a dielectric constant lower than that of the crystallized material of perovskite type. The contact is formed from an etched contacting layer in contact with the electrically insulating dielectric layer level with its surface parallel to the plane of the layers. A process for manufacturing such an integrated capacitor is also provided.Type: ApplicationFiled: September 4, 2011Publication date: March 8, 2012Applicant: Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Emmanuel DEFAY, Gwenaël LE RHUN, Aurélien SUHM
-
Publication number: 20120056257Abstract: A method and system in which an embedded memory is fabricated in accordance with a conventional logic process includes one or more non-volatile memory cells, each having an access transistor and a capacitor, which share a common floating gate electrode. The coupling capacitor is provided with a dielectric layer having a thickness greater than the dielectric layer of the access transistor. Regions under the capacitor are implanted with a high dose implant to form an electrically shorted doped area in the channel region of the capacitor. The high dose implant improves the coupling ratio of the capacitor and enhances the uniformity of the capacitor's oxide layer.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: MoSys, Inc.Inventor: Jeong Y. Choi
-
Publication number: 20120056300Abstract: Openings are formed by lithography and subsequent dry etching at the portions of a first protective film which correspond to connecting holes of second plugs which will be described later, namely at the portions thereof which align with first plugs, wherein the openings have a diameter greater than that of connecting holes by about 0.4 ?m.Type: ApplicationFiled: November 11, 2011Publication date: March 8, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Yasutaka OZAKI
-
Patent number: 8129772Abstract: Disclosed are integrated circuit structures each having a silicon germanium film incorporated as a local interconnect and/or an electrical contact. These integrated circuit structures provide improved local interconnects between devices and/or increased capacitance to devices without significantly increasing structure surface area or power requirements. Specifically, disclosed are integrated circuit structures that incorporate a silicon germanium film as one or more of the following features: as a local interconnect between devices; as an electrical contact to a device (e.g., a deep trench capacitor, a source/drain region of a transistor, etc.); as both an electrical contact to a deep trench capacitor and a local interconnect between the deep trench capacitor and another device; and as both an electrical contact to a deep trench capacitor and as a local interconnect between the deep trench capacitor and other devices.Type: GrantFiled: June 15, 2010Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventor: Steven H. Voldman
-
Publication number: 20120049322Abstract: A device includes a substrate having a front surface and a back surface opposite the front surface. A capacitor is formed in the substrate and includes a first capacitor plate; a first insulation layer encircling the first capacitor plate; and a second capacitor plate encircling the first insulation layer. Each of the first capacitor plate, the first insulation layer, and the second capacitor plate extends from the front surface to the back surface of the substrate.Type: ApplicationFiled: September 1, 2010Publication date: March 1, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: An-Jhih Su, Chi-Chun Hsieh, Tzu-Yu Wang, Wei-Cheng Wu, Hsien-Pin Hu, Shang-Yun Hou, Wei-Chih Chiou, Shin-Puu Jeng
-
Publication number: 20120049257Abstract: A DRAM device can include a plurality of capacitors that are arranged in a line in a first direction. Each of the capacitors can include an upper electrode. A contact pattern having a line shape can extend in the first direction and can be electrically connected to each of the upper electrodes. A conductor can be on the contact pattern opposite the upper electrodes and can be electrically connected to the contact pattern.Type: ApplicationFiled: August 12, 2011Publication date: March 1, 2012Inventors: SungHo Lee, Jin Choi, Yong-Ho Yoo, Jong-Hyuk Kang, Hyun-Joo Cha, Tae-Jung Park
-
Patent number: 8125021Abstract: A non-volatile memory device includes a first oxide layer, a second oxide layer and a buffer layer formed on a lower electrode. An upper electrode is formed on the buffer layer. In one example, the lower electrode is composed of at least one of Pt, Ru, Ir, IrOx and an alloy thereof, the second oxide layer is a transition metal oxide, the buffer layer is composed of a p-type oxide and the upper electrode is composed of a material selected from Ni, Co, Cr, W, Cu or an alloy thereof.Type: GrantFiled: April 18, 2007Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-Rae Cho, Eun-Hong Lee, El Mostafa Bourim, Chang-Wook Moon
-
Patent number: 8124978Abstract: A capacitor and method of manufacturing the same include an insulating interlayer, a lower electrode, a protection structure, a dielectric layer and an upper electrode. The insulating interlayer may include a conductive pattern formed on a substrate. The lower electrode may be electrically connected to the conductive pattern. The protection structure may be formed on an outer sidewall of the cylindrical lower electrode and on the insulating interlayer.Type: GrantFiled: March 12, 2010Date of Patent: February 28, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Young Kim, Rak-Hwan Kim, Young-Joo Cho, Won-sik Shin
-
Publication number: 20120032301Abstract: A semiconductor device includes a lead frame including an island, a power supply lead, and a GND lead; a sheet-like solid electrolytic capacitor that is mounted on the island; a semiconductor chip that is mounted on the solid electrolytic capacitor, a plane area of the semiconductor chip being smaller than that of the solid electrolytic capacitor; a bonding wire that connects the semiconductor chip and the solid electrolytic capacitor, and a bonding wire that connects the solid electrolytic capacitor and the power supply lead or the GND lead, in which at least the connection part between the anode plate and the anode part of the solid electrolytic capacitor and the connection part between the anode plate and the bonding wire do not overlap when being vertically projected.Type: ApplicationFiled: August 4, 2011Publication date: February 9, 2012Applicant: NEC TOKIN CORPORATIONInventors: Takeo KASUGA, Koji SAKATA, Takeshi SAITO
-
Publication number: 20120032302Abstract: Semiconductor devices (100) and methods of making the same. Each of the semiconductor devices includes a substrate (102) having a first surface (118) and an opposing second surface. A vertical capacitive element (104) is disposed on the first surface of the substrate. The vertical capacitive element comprises a plurality of parallel conductive plates (120b, 120d, 120f, 120h, 120j, 120l, 120n) extending transverse to the first surface of the substrate. Adjacent conductive plates are spaced a distance D from each other. A dielectric material (104) can be disposed in a space separating the adjacent conductive plates. Each of the conductive plates has a height-to-width (h/w) ratio greater than or equal to one.Type: ApplicationFiled: August 4, 2010Publication date: February 9, 2012Applicant: Harris CorporationInventor: David M. Smith
-
Publication number: 20120025348Abstract: A semiconductor device includes a wafer having a frontside and a backside. The wafer is formed from at least one integrated circuit chip having an electrical connection frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. A passive component including at least one conductive plate and a dielectric plate is positioned adjacent the integrated circuit chip. An encapsulation block embeds the integrated circuit chip and the passive component, the block having a frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. An electrical connection is made between the electrical connection frontside and the passive component. That electrical connection includes connection lines placed on the wafer frontside and wafer backside. The electrical connection further includes at least one via passing through the encapsulation block.Type: ApplicationFiled: July 11, 2011Publication date: February 2, 2012Applicant: STMICROELECTRONICS (GRENOBLE) SASInventors: Laurent Marechal, Yvon Imbs, Romain Coffy
-
Publication number: 20120025349Abstract: Provided is a semiconductor device capable of removing a power ground grid noise using a small area. The semiconductor device includes a first chip including at least one decoupling capacitor; and a second semiconductor chip stacked over the first semiconductor chip, including internal circuits.Type: ApplicationFiled: October 7, 2011Publication date: February 2, 2012Inventors: Jun-Ho LEE, Hyung-Dong Lee, Hyun-Seok Kim
-
Publication number: 20120018843Abstract: The present invention provides several scalable integrated circuit high density capacitors and their layout techniques. The capacitors are scaled, for example, by varying the number of metal layers and/or the area of the metal layers used to from the capacitors. The capacitors use different metallization patterns to form the metal layers, and different via patterns to couple adjacent metal layers. In embodiments, optional shields are included as the top-most and/or bottom-most layers of the capacitors, and/or as side shields, to reduce unwanted parasitic capacitance.Type: ApplicationFiled: June 16, 2011Publication date: January 26, 2012Applicant: Broadcom CorporationInventors: Victor Chiu-Kit Fong, Eric Bruce Blecker, Tom W. Kwan, Ning Li, Sumant Rangnathan, Chao Tang, Pieter Vorenkamp
-
Publication number: 20120012979Abstract: An improved semiconductor capacitor and method of fabrication is disclosed. A nitride stack, comprising alternating sublayers of slow-etch and fast-etch nitride is deposited on a substrate. The nitride stack is etched via an anisotropic etch technique such as reactive ion etch. A wet etch then etches the nitride stack, forming a corrugated shape. The corrugated shape increases surface area, and hence increases the capacitance of the capacitor.Type: ApplicationFiled: July 15, 2010Publication date: January 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David Vaclav Horak, Shom Ponoth, Hosadurga Shobha, Chih-Chao Yang
-
Publication number: 20120012980Abstract: A semiconductor capacitor and its method of fabrication are disclosed. A non-linear nitride layer is used to increase the surface area of a capacitor plate, resulting in increased capacitance without increase in chip area used for the capacitor.Type: ApplicationFiled: June 21, 2011Publication date: January 19, 2012Applicant: International Business Machines CorporationInventors: DAVID VACLAV HORAK, Shom Ponoth, Hosadurga Shobha, Chih-Chao Yang
-
Publication number: 20120012981Abstract: The present invention provides technology directed to a semiconductor device and a method of manufacturing the same. According to the present invention, metal contact plugs are formed to come into contact with both sidewalls of a capacitor, including lower electrodes, dielectric layers, and an upper electrode. Accordingly, contact resistance can be reduced because the contact area of the upper electrode and the metal contact plugs forming the capacitor, can be increased. Furthermore, the number of chips per wafer can be increased because the area in which the metal contact plugs and the capacitor are formed can be reduced. In addition, the generation of noise can be reduced because the contact area of the capacitor and the metal contact plugs is increased and thus voltage at the upper electrode is stabilized.Type: ApplicationFiled: July 13, 2011Publication date: January 19, 2012Applicant: Hynix Semiconductor Inc.Inventor: Jai Yong WOO
-
Publication number: 20120012971Abstract: A structure and method is provided for fabricating isolated capacitors. The method includes simultaneously forming a plurality of deep trenches and one or more isolation trenches surrounding a group or array of the plurality of deep trenches through a SOI and doped poly layer, to an underlying insulator layer. The method further includes lining the plurality of deep trenches and one or more isolation trenches with an insulator material. The method further includes filling the plurality of deep trenches and one or more isolation trenches with a conductive material on the insulator material. The deep trenches form deep trench capacitors and the one or more isolation trenches form one or more isolation plates that isolate at least one group or array of the deep trench capacitors from another group or array of the deep trench capacitors.Type: ApplicationFiled: July 19, 2010Publication date: January 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Oh-Jung KWON, Junedong LEE, Paul C. PARRIES, Dominic J. SCHEPIS
-
Publication number: 20120007214Abstract: A method of manufacture of an integrated circuit system includes: providing a substrate including front-end-of-line circuitry; forming a first group of metal layers including a first finger and a second finger over the substrate utilizing a first design rule, the first group of metal layers being formed without a finger via; forming a second group of metal layers including a first finger, a second finger, and a finger via over the first group of metal layers utilizing a second design rule that is larger than the first design rule; and interconnecting the first group of metal layers, including interconnecting a first cluster adjacent to a second cluster, to form a capacitor.Type: ApplicationFiled: September 19, 2011Publication date: January 12, 2012Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Shao-fu Sanford Chu, Shaoqiang Zhang, Johnny Kok Wai Chew
-
Publication number: 20120001299Abstract: Some embodiments include methods of forming capacitors. A first section of a capacitor may be formed to include a first storage node, a first dielectric material, and a first plate material. A second section of the capacitor may be formed to include a second storage node, a second dielectric material, and a second plate material. The first and second sections may be formed over a memory array region, and the first and second plate materials may be electrically connected to first and second interconnects, respectively, that extend to over a region peripheral to the memory array region. The first and second interconnects may be electrically connected to one another to couple the first and second plate materials to one another. Some embodiments include capacitor structures, and some embodiments include methods of forming DRAM arrays.Type: ApplicationFiled: September 14, 2011Publication date: January 5, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Todd Jackson Plum
-
Publication number: 20120001298Abstract: A thin film capacitor is characterized by forming a lower electrode, coating a composition onto the lower electrode without applying an annealing process having a temperature of greater than 300° C., drying at a predetermined temperature within a range from ambient temperature to 500° C., and calcining at a predetermined temperature within a range of 500 to 800° C. and higher than a drying temperature. The process from coating to calcining is performed the process from coating to calcining once or at least twice, or the process from coating to drying is performed at least twice, and then calcining is performed once. The thickness of the dielectric thin film formed after the first calcining is 20 to 600 nm. The ratio of the thickness of the lower electrode and the thickness of the dielectric thin film formed after the initial calcining step (thickness of lower electrode/thickness of the dielectric thin film) is preferably in the range 0.10 to 15.0.Type: ApplicationFiled: June 28, 2011Publication date: January 5, 2012Applicants: STMicroelectronics(Tours) SAS, MITSUBISHI MATERIALS CORPORATIONInventors: Hideaki Sakurai, Toshiaki Watanabe, Nobuyuki Soyama, Guillaume Guegan
-
Publication number: 20110317387Abstract: A stacked integrated circuit includes a first tier IC and a second tier IC. Active faces of the first tier IC and the second tier IC face each other. An interconnect structure, such as microbumps, couples the first tier IC to the second tier IC. An active portion of a voltage regulator is integrated in the first semiconductor IC and coupled to passive components (for example a capacitor or an inductor) embedded in a packaging substrate on which the stacked IC is mounted. The passive components may be multiple through vias in the packaging substrate providing inductance to the active portion of the voltage regulator. The inductance provided to the active portion of the voltage regulator is increased by coupling the through via in the packaging substrate to through vias in a printed circuit board that the packaging substrate is mounted on.Type: ApplicationFiled: June 29, 2010Publication date: December 29, 2011Applicant: QUALCOMM IncorporatedInventors: Yuancheng Christopher Pan, Fifin Sweeney, Lew G. Chua-Eoan, Zhi Zhu, Junmou Zhang
-
Patent number: 8084841Abstract: The present invention describes systems and methods for providing high-density capacitors. An exemplary embodiment of the present invention provides a high-density capacitor system comprising a substrate and a porous conductive layer formed on the substrate, wherein the porous conductive layer is formed in accordance with a predetermined pattern. Furthermore, the high-density capacitor system includes a dielectric material formed on the porous conductive layer and a second conductive layer formed on the dielectric material. Additionally, the high-density capacitor system includes a plurality of conductive pads configured in communication with the second conductive layer.Type: GrantFiled: May 5, 2009Date of Patent: December 27, 2011Assignees: Georgia Tech Research, Medtronic, Inc.Inventors: MarkondeyaRaj Pulugurtha, Andreas Fenner, Anna Malin, Dasharatham Janagama Goud, Rao Tummala
-
Publication number: 20110309474Abstract: A trench and method of fabrication is disclosed. The trench shape is cylindrosymmetric, and is created by forming a dopant profile that is monotonically increasing in dopant concentration level as a function of depth into the substrate. A dopant sensitive etch is then performed, resulting in a trench shape providing increased surface area, yet having relatively smooth trench walls.Type: ApplicationFiled: June 18, 2010Publication date: December 22, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chengwen Pei, Xi Li, Geng Wang