Capacitor With Potential Barrier Or Surface Barrier (epo) Patents (Class 257/E29.342)
E Subclasses
-
Publication number: 20110304014Abstract: A passive integrated circuit formed on a substrate, including contact areas of a conductive material specifically capable of receiving bonding pads, wherein the conductive material further creates connections between regions of a lower metallization level.Type: ApplicationFiled: June 8, 2011Publication date: December 15, 2011Applicant: STMicroelectronics (Tours) SASInventors: Claire Laporte, Hilal Ezzeddine
-
Publication number: 20110304017Abstract: A lower electrode includes a metal-containing oxide layer having a thickness of 2 nm or less on the surface layer. A metal-containing oxide layer is formed by oxidizing the surface of the lower electrode. A dielectric film includes a first phase appearing at room temperature in the bulk state and a second phase appearing at a higher temperature than that in the first phase in the bulk state. The second phase has a higher relative permittivity than that of the first phase.Type: ApplicationFiled: June 9, 2011Publication date: December 15, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takayuki IWAKI, Takamasa ITOU, Kana SHIMIZU
-
Publication number: 20110298089Abstract: An improved trench capacitor and method of fabrication are disclosed. The trench capacitor utilizes a rare-earth oxide layer to reduce depletion effects, thereby improving performance of the trench capacitor.Type: ApplicationFiled: June 3, 2010Publication date: December 8, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rishikesh Krishnan, Michael P. Chudzik, Siddarth A. Krishnan
-
Publication number: 20110298085Abstract: A semiconductor chip includes a substrate including a surface, an active transistor region and a substrate contact region formed on the substrate, a shallow trench isolation (STI) area formed in the surface and disposed at least partially between the active transistor region and the substrate contact region, and at least one capacitor at least partially buried in the STI area.Type: ApplicationFiled: June 2, 2010Publication date: December 8, 2011Applicant: Infineon Technologies AGInventor: Hartmud Terletzki
-
Publication number: 20110291240Abstract: To provide a power storage device with improved cycle characteristics and a method for manufacturing the power storage device, a power storage device is provided with a conductive layer in contact with a surface of an active material layer including a silicon layer after an oxide film, such as a natural oxide film, which is formed on the surface of the active material layer is removed. The conductive layer is thus provided in contact with the surface of the active material layer including a silicon layer, whereby the conductivity of the electrode surface of the power storage device is improved; therefore, cycle characteristics of the power storage device can be improved.Type: ApplicationFiled: May 27, 2011Publication date: December 1, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Shunpei YAMAZAKI
-
Publication number: 20110291171Abstract: A variable capacitance device including a plurality of FETs, the sources and drains of each FET being coupled to a first terminal, the gates of each FET being coupled to a second terminal, the capacitance of said device between said first and second terminals varying as a function of the voltage across said terminals, the device further including a biasing providing a respective backgate bias voltage to each the FETs setting a respective gate threshold voltage thereof. The aggregate V-C characteristic can be tuned as desired, either at design time or dynamically. The greater the number of FETs forming the varactor, the greater the number of possible Vt values that can be individually set, so that arbitrary V-C characteristics can be more closely approximated.Type: ApplicationFiled: March 17, 2011Publication date: December 1, 2011Applicant: International Business Machines CorporationInventors: John J. Pekarik, William F. Clark, JR., Robert J. Gauthier, JR., Yun Shi, Yanli Zhang
-
Publication number: 20110284991Abstract: A semiconductor device has a substrate; a multi-layered interconnect formed on the substrate, and having a plurality of interconnect layers, each of which being configured by an interconnect and an insulating layer, stacked therein; a memory circuit formed in a memory circuit region on the substrate in a plan view, and having a peripheral circuit and at least one capacitor element embedded in the multi-layered interconnect; and a logic circuit formed in a logic circuit region on the substrate, wherein the capacitor element is configured by a lower electrode, a capacitor insulating film, an upper electrode, an embedded electrode and an upper interconnect; the top surface of the upper interconnect, and the top surface of the interconnect configuring the logic circuit formed in the same interconnect layer with the upper interconnect, are aligned to the same plane.Type: ApplicationFiled: May 12, 2011Publication date: November 24, 2011Inventors: Kenichiro HIJIOKA, Ippei Kume, Naoya Inoue, Hiroki Shirai, Jun Kawahara, Yoshihiro Hayashi
-
Publication number: 20110278656Abstract: A stacked capacitor for double-poly flash memory is provided. The stacked capacitor is formed by a lower electrode, a lower dielectric layer, a central electrode, an upper dielectric layer, and an upper electrode, wherein the lower electrode is a doped region in a substrate. The manufacturing process of this stacked capacitor can be fully integrated in to the manufacturing process of the double-poly flash memory cell.Type: ApplicationFiled: May 17, 2010Publication date: November 17, 2011Applicant: CHINGIS TECHNOLOGY CORPORATIONInventors: Julian CHANG, An-Xing SHEN, Soon-Won KANG
-
Publication number: 20110278697Abstract: A Metal-Insulator-Metal Capacitor and Method for Fabricating Metal-Insulator-Metal Capacitor Structures. The MIM (Metal insulator Metal) capacitor structure comprising a Capacitor Top Metal (CTM); a dielectric; and a Capacitor Bottom Metal (CBM); said CTM comprising an etch stop portion; a conductivity portion having a lower resistivity compared to the etch stop portion; and an interface portion of a different material from the conductivity portion; wherein the conductivity portion is sandwiched between the etch stop portion and the interface portion; and the interface portion interfaces the CTM with the dielectric.Type: ApplicationFiled: May 17, 2010Publication date: November 17, 2011Applicant: SYSTEMS ON SILICON MANUFACTURING CO. PTE. LTD.Inventors: Poh Cheng Tan, Ai Ling Catherine Ng
-
Publication number: 20110272784Abstract: A semiconductor device having a high aspect cylindrical capacitor and a method for fabricating the same is presented. The high aspect cylindrical type capacitor is a stable structure which is not prone to causing bunker defects and losses in a guard ring. The semiconductor device includes the cylindrical type capacitor structure, a storage node oxide, a guard ring hole, a conducive layer, and a capping oxide. The cylindrical type capacitor structure in a cell region includes a cylindrical type lower electrode, a dielectric and an upper electrode. The storage node oxide is in a peripheral region over the semiconductor substrate. The conductive layer coating the guard ring hole. The guard ring hole at a boundary of the peripheral region that adjoins the cell region over the semiconductor substrate. The capping oxide partially fills in a part of the conductive layer. The gapfill film filling in the rest of the conductive layer.Type: ApplicationFiled: July 19, 2011Publication date: November 10, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Cheol Hwan PARK, Ho Jin CHO, Dong Kyun LEE
-
Publication number: 20110272783Abstract: A semiconductor device with a bipolar transistor and a capacitor that has a down-sized circuit area is presented. During the manufacture of the bipolar transistor, a polysilicon-insulator-polysilicon capacitor, a polysilicon-insulator-metal layer or a metal-insulator-metal capacitor can be formed on the isolating insulator and/or the protective insulator to achieve reduced circuit area, less manufacturing steps and lowered manufacturing cost.Type: ApplicationFiled: April 20, 2011Publication date: November 10, 2011Applicant: MIRACLE TECHNOLOGY CO., LTD.Inventors: Wen Chin TSAY, Wei-Chen LIANG
-
Publication number: 20110254141Abstract: The invention relates to a semiconductor device comprising a physical structure (50) for use in a physical unclonable function, wherein the physical structure (50) comprises a lead-zirconium titanate layer (25), and a silicon-comprising dielectric layer (27) deposited on the lead-zirconium-titanate layer (25), wherein the silicon-comprising dielectric layer (27) has a rough surface (SR), the physical structure (50) further comprising a conductive layer (30) provided on the rough surface (SR) of the silicon-comprising dielectric layer (27). The invention further relates to a method of manufacturing such semiconductor device. The invention also relates to a card, such as a smartcard, and to a RFID tag comprising such semiconductor device. The inventors have found that depositing of a silicon- comprising dielectric layer (27) on a lead-zirconium titanate layer (25) using vapor deposition results in a silicon-comprising dielectric layer (27) having a rough surface (SR).Type: ApplicationFiled: December 21, 2009Publication date: October 20, 2011Applicant: NXP B.V.Inventors: Aarnoud Laurens Roest, Linda Van Leuken-Peters, Robertus Andrianus Maria Wolters
-
Patent number: 8039355Abstract: A PIP capacitor and methods thereof. A method of fabricating a PIP capacitor may include forming a field oxide film over a silicon substrate to define a device isolating region and/or an active region. A method of fabricating a PIP capacitor may include forming a lower polysilicon electrode having doped impurities on and/or over an field oxide film. A method of fabricating a PIP capacitor may include performing an oxidizing step to form a first oxide film over a polysilicon and/or a second oxide film on and/or over an active region. A method of fabricating a PIP capacitor may include forming an upper polysilicon electrode on and/or over a region of a first oxide film and forming a gate electrode on and/or over a second oxide film at substantially the same time. A method of fabricating a PIP capacitor may include forming a polysilicon resistor. A PIP capacitor is disclosed.Type: GrantFiled: December 7, 2009Date of Patent: October 18, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Jong-Ho Lee
-
Publication number: 20110241169Abstract: A capacitor having a cylindrical shape is increased in capacitance, and a high-resistance region is prevented from being formed in a lower electrode. A semiconductor device includes a capacitor formed to have a cylindrical shape. The semiconductor device includes an insulating film formed over a substrate, a lower electrode formed to have a cylindrical shape, and including a first metal film which is not formed at a bottom portion in a depressed portion provided in the insulating film, but is selectively formed at a sidewall therein and a second metal film which is formed over the bottom portion in the depressed portion and over the first metal film at the sidewall therein, a capacitive film formed over the lower electrode, and an upper electrode formed over the capacitive film.Type: ApplicationFiled: March 24, 2011Publication date: October 6, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: TOMOHIKO HIGASHINO
-
Publication number: 20110241091Abstract: A method of controlling ferroelectric characteristics of integrated circuit device components includes forming a ferroelectrically controllable dielectric layer over a substrate; and forming a stress exerting structure proximate the ferroelectrically controllable dielectric layer such that a substantially uniaxial strain is induced in the ferroelectrically controllable dielectric layer by the stress exerting structure; wherein the ferroelectrically controllable dielectric layer comprises one or more of: a ferroelectric oxide layer and a normally non-ferroelectric material layer that does not exhibit ferroelectric properties in the absence of an applied stress.Type: ApplicationFiled: April 2, 2010Publication date: October 6, 2011Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUEInventors: Catherine A. Dubourdieu, Martin M. Frank
-
Patent number: 8030737Abstract: A semiconductor device including: a substrate; an insulating film formed over the substrate; a copper interconnect, having a plurality of hillocks formed over the surface thereof, buried in the insulating film; a first insulating interlayer formed over the insulating film and the copper interconnect; a second insulating interlayer formed over the first insulating interlayer; and an electroconductive layer formed over the second insulating interlayer, wherein the top surface of at least one hillock highest of all hillocks is brought into contact with the lower surface of the second insulating interlayer is provided.Type: GrantFiled: January 10, 2008Date of Patent: October 4, 2011Assignee: Renesas Electronics CorporationInventors: Daisuke Oshida, Toshiyuki Takewaki, Takuji Onuma, Koichi Ohto
-
Publication number: 20110227059Abstract: Glassy carbon nanostructures are disclosed that can be used as electrode materials in batteries and electrochemical capacitors, or as photoelectrodes in photocatalysis and photoelectrochemistry devices. In some embodiments channels (e.g., substantially cylindrically-shaped pores) are formed in a glassy carbon substrate, whereas in other embodiments, ridges are formed that extend along and over a glassy carbon substrate. In either case, a semiconductor and/or metal oxide may be deposited over the glassy carbon to form a composite material.Type: ApplicationFiled: March 19, 2010Publication date: September 22, 2011Applicant: International Business Machines CorporationInventors: Ho-Cheol Kim, Sang-Min Park
-
Publication number: 20110221035Abstract: An integrated circuit is fabricated by producing metallization levels in insulating regions, the insulating region being formed of a first material having a first dielectric constant. At least one metal-insulator-metal capacitor is formed by providing metal electrodes in the metallization level, and locally replacing the first material, which is located between the metal electrodes, with a second material having a second dielectric constant greater than the first dielectric constant.Type: ApplicationFiled: February 24, 2011Publication date: September 15, 2011Applicant: STMICROELECTRONICS S.A.Inventors: Simon Jeannot, Michel Marty, Jean-Christophe Giraudin
-
Publication number: 20110221034Abstract: A semiconductor storage device comprises a peripheral circuit region including a wiring layer having wiring patterns, a cavity formed in a non-wiring region between the wiring patterns of the wiring layer, and an insulating film forming at least a part of a wall defining the cavity, and a memory cell region.Type: ApplicationFiled: September 15, 2010Publication date: September 15, 2011Applicant: ELPIDA MEMORY, INCInventor: Keizo Kawakita
-
Publication number: 20110210424Abstract: Ferroelectric capacitors (42) are formed over a semiconductor substrate (10), then, a barrier film (46) directly covering the ferroelectric capacitors (42) is formed. Thereafter, wirings (56a etc.) connected to the ferroelectric capacitors (42) are formed. Further, a barrier film (58) is formed at a position higher than the wirings (56a etc.). In forming the barrier film (46), a film stack is formed, the film stack including at least two kinds of diffusion preventive films (46a and 46b) having different components and preventing diffusion of hydrogen or water.Type: ApplicationFiled: May 12, 2011Publication date: September 1, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Wensheng Wang
-
Publication number: 20110210422Abstract: The technique for manufacturing a high-capacitance and high-accuracy MIM electrostatic capacitor by a small number of steps is provided. After a lower electrode of the electrostatic capacitor and second wiring are formed at the same time on a first interlayer insulating film, an opening part is formed in a second interlayer insulating film deposited on the first interlayer insulating film. Next, a capacitance insulating film, a second metal film and a protective metal film are sequentially deposited on the second interlayer insulating film including the interior of the opening part, and the protective metal film, the second metal film and the capacitance insulating film on the second interlayer insulating film are polished and removed by a CMP method, thereby causing the capacitance insulating film, an upper electrode made of the second metal film and the protective metal film to remain in the opening part.Type: ApplicationFiled: February 25, 2011Publication date: September 1, 2011Inventors: Yuji IMAMURA, Tsuyoshi Fujiwara, Toyohiko Kuno
-
Publication number: 20110210421Abstract: Provided is a trench-type capacitor. To form the capacitor, first and second active regions are disposed in a semiconductor substrate. Node patterns are disposed in the first active region. Each node pattern may have a conductive pattern and an insulating pattern, which are sequentially stacked. Impurity diffusion regions are disposed in the vicinity of the node patterns. Substrate connection patterns in electrical contact with the first and second active regions are disposed. Node connection patterns in electrical contact with the node patterns are disposed in the vicinity of the first and second active regions. In addition, a semiconductor device having the trench-type capacitor and a semiconductor module having the semiconductor device is provided.Type: ApplicationFiled: February 4, 2011Publication date: September 1, 2011Inventors: CHUL LEE, Hyeong-Sun Hong, Deok-Sung Hwang, Jae-Man Yoon, Bong-Soo Kim
-
Patent number: 8004818Abstract: The invention specifically concerns a device for varying the apparent level of a capacitance, said device being characterized in that it compromises: —a dipole (1) of a type known per se, comprising a semiconductor material (4) for electronic transfer via hopping situated between a first electrode (2) and a second electrode (6), with said dipole (1) situated parallel to said capacitance (12); —a continuous voltage generator (13) electrically connected to the second electrode (6) and the first electrode (2) of the dipole (1); —and a means for varying the voltage generated by the generator (13).Type: GrantFiled: June 26, 2007Date of Patent: August 23, 2011Assignee: Centre National de la Recherche Scientifique - CNRSInventors: Jean-Paul Kleider, Christian Godet, Alexander Gudovskikh
-
Publication number: 20110199815Abstract: A memcapacitor device includes a pair of opposing conductive electrodes. A semiconductive material including mobile dopants within a dielectric and a mobile dopant barrier dielectric material are received between the pair of opposing conductive electrodes. The semiconductive material and the barrier dielectric material are of different composition relative one another which is at least characterized by at least one different atomic element. One of the semiconductive material and the barrier dielectric material is closer to one of the pair of electrodes than is the other of the semiconductive material and the barrier dielectric material. The other of the semiconductive material and the barrier dielectric material is closer to the other of the pair of electrodes than is the one of the semiconductive material and the barrier dielectric material. Other implementations are disclosed, including field effect transistors, memory arrays, and methods.Type: ApplicationFiled: February 15, 2010Publication date: August 18, 2011Inventors: Roy E. Meade, Gurtej S. Sandhu
-
Patent number: 7999301Abstract: After a ferroelectric capacitor (1) is formed and before a wiring (15) to be a pad is formed, an alumina film (11) is formed as a diffusion suppressing film suppressing diffusion of hydrogen and moisture. Subsequently, the wiring (15) is formed and an SOG film (16) is formed thereon. Then, a silicon nitride film (17) is formed on the SOG film (16).Type: GrantFiled: October 11, 2006Date of Patent: August 16, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kouichi Nagai
-
Patent number: 7994561Abstract: A semiconductor device for preventing the leaning of storage nodes and a method of manufacturing the same is described. The semiconductor device includes support patterns that are formed to support a plurality of cylinder type storage nodes. The support patterns are formed of a BN layer and have a hexagonal structure. The BN layer forming the support patterns has compressive stress as opposed to tensile stress and can therefore withstand cracking in the support patterns.Type: GrantFiled: July 9, 2008Date of Patent: August 9, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hun Kim, Byung Soo Eun
-
Patent number: 7989916Abstract: An article includes a top electrode that is embedded in a solder mask. An article includes a top electrode that is on a core structure. A process of forming the top electrode includes reducing the solder mask thickness and forming the top electrode on the reduced-thickness solder mask. A process of forming the top electrode includes forming the top electrode over a high-K dielectric that is in a patterned portion of the core structure.Type: GrantFiled: November 10, 2009Date of Patent: August 2, 2011Assignee: Intel CorporationInventors: John J. Tang, Xiang Yin Zeng, Jiangqi He, Ding Hai
-
Publication number: 20110180898Abstract: According to the embodiments, a core block is formed on a semiconductor chip, and is constructed of an integrated circuit that can operate independently. A power-supply switch is formed on the semiconductor chip, and connects or disconnects the core block to or from a power line. A capacitor is formed on the semiconductor chip, and is connected to the power line in parallel to the core block. A selection switch is formed on the semiconductor chip, and connects or disconnects the capacitor to or from the power line.Type: ApplicationFiled: September 16, 2010Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Atsushi Tomishima, Yoshinori Fukuba, Shigeo Kida, Akira Yamaguchi
-
Patent number: 7985996Abstract: A technology capable of reducing the fraction defective of a MOS capacitor without the need to perform a screening is provided. A MOS capacitor MOS1 and a MOS capacitor MOS2 are coupled in series between a high potential and a low potential to form a series capacitive element. Then, a polysilicon capacitor PIP1 and a polysilicon capacitor PIP2 are coupled in parallel with the series capacitive element. Specifically, a high-concentration semiconductor region HS1 constituting a lower electrode of the MOS capacitor MOS1 and a high-concentration semiconductor region HS2 constituting a lower electrode of the MOS capacitor MOS2 are coupled. Further, an electrode E1 constituting an upper electrode of the MOS capacitor MOS1 is coupled to the low potential (for example, GND) and an electrode E3 constituting an upper electrode of the MOS capacitor MOS2 is coupled to the high potential (for example, power source potential).Type: GrantFiled: July 20, 2009Date of Patent: July 26, 2011Assignee: Renesas Electronics CorporationInventor: Maya Ueno
-
Publication number: 20110176247Abstract: A precision high-frequency capacitor includes a dielectric layer formed on the front side surface of a semiconductor substrate and a first electrode on top of the dielectric layer. The semiconductor substrate is heavily doped and therefore has a low resistivity. A second electrode, insulated from the first electrode, is also formed over the front side surface. In one embodiment, the second electrode is connected by a metal-filled via to a layer of conductive material on the back side of the substrate. In alternative embodiments, the via is omitted and the second electrode is either in electrical contact with the substrate or is formed on top of the dielectric layer, yielding a pair of series-connected capacitors. ESD protection for the capacitor can be provided by a pair of oppositely-directed diodes formed in the substrate and connected in parallel with the capacitor.Type: ApplicationFiled: March 30, 2011Publication date: July 21, 2011Applicant: VISHAY INTERTECHNOLOGY, INC.Inventors: Haim Goldberger, Sik Lui, Jacek Korec, Y. Mohammed Kasem, Harianto Wong, Jack Van Den Heuvel
-
Publication number: 20110169133Abstract: A wiring substrate includes a ceramic substrate including plural ceramic layers, an inner wiring, and an electrode electrically connected to the inner wiring, the electrode exposed on a first surface of the ceramic substrate, and a silicon substrate body having a front surface and a back surface situated on an opposite side of the front surface and including a wiring pattern formed on the front surface and a via filling material having one end electrically connected to the wiring pattern and another end exposed at the back surface. The back surface is bonded to the first surface of the ceramic substrate via a polymer layer. The via filling material penetrates through the polymer layer and is directly bonded to the electrode.Type: ApplicationFiled: January 10, 2011Publication date: July 14, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Tadashi ARAI
-
Publication number: 20110169135Abstract: A semiconductor-storage-device manufacturing method of the present invention is a method for manufacturing a semiconductor storage device provided with a ferroelectric capacitor including a lower electrode, a ferroelectric film, and an upper electrode, and the method includes a step of embedding a first metal plug and a second metal plug in an insulating layer; a step of forming a covering layer that covers at least the second metal plug while securing apart that comes into electric contact with the first metal plug; a step of forming a deposit structure by sequentially depositing a material for the lower electrode, a material for the ferroelectric film, and a material for the upper electrode after forming the covering layer; and a step of forming the ferroelectric capacitor by etching and removing other parts except a part of the deposit structure such that the part of the deposit structure remains on the first metal plug.Type: ApplicationFiled: September 16, 2009Publication date: July 14, 2011Applicant: ROHM CO., LTD.Inventor: Yuichi Nakao
-
Publication number: 20110163416Abstract: The present disclosure provides small scale capacitors (e.g., DRAM capacitors) and methods of forming such capacitors. One exemplary implementation provides a method of fabricating a capacitor that includes sequentially forming a first electrode, a dielectric layer, and a second electrode. At least one of the electrodes may be formed by a) reacting two precursors to deposit a first conductive layer at a first deposition rate, and b) depositing a second conductive layer at a second, lower deposition rate by depositing a precursor layer of one precursor at least one monolayer thick and exposing that precursor layer to another precursor to form a nanolayer reaction product. The second conductive layer may be in contact with the dielectric layer and have a thickness of no greater than about 50 ?.Type: ApplicationFiled: March 14, 2011Publication date: July 7, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Lingyi A. Zheng, Trung T. Doan, Lyle D. Breiner, Er-Xuan Ping, Kevin L. Beaman, Ronald A. Weimer, Cem Basceri, David J. Kubista
-
Publication number: 20110163415Abstract: A method for manufacturing a semiconductor device comprises depositing an absorption barrier layer of a dielectric film on a semiconductor substrate including a bottom electrode contact plug so as to separate the dielectric films between capacitors without having any influence of a bias of the adjacent capacitor, thereby improving a refresh characteristic of cells.Type: ApplicationFiled: July 28, 2010Publication date: July 7, 2011Applicant: Hynix Semiconductor Inc.Inventor: Hyung Jin PARK
-
Publication number: 20110156208Abstract: The present invention provides a technology capable of providing a semiconductor device having an MIM structure capacitor with improved reliability. The capacitor has a lower electrode, a capacitor insulating film, and an upper electrode. The lower electrode is comprised of a metal film embedded in an electrode groove formed in an insulating film over the main surface of a semiconductor substrate; and the upper electrode is comprised of a film stack of a TiN film (lower metal film) and a Ti film (cap metal film) formed over the TiN film (lower metal film).Type: ApplicationFiled: December 22, 2010Publication date: June 30, 2011Inventors: Yoshiyuki KANEKO, Hiroyasu Noso, Katsuhiko Hotta, Shinichi Ishida, Hidenori Suzuki, Sadayoshi Tateishi
-
Publication number: 20110156206Abstract: A semiconductor device includes: a substrate configured to include cell regions and a peripheral region around the cell regions; storage nodes arranged in each of the cell regions; a first support pattern configured in each cell region to support the storage nodes; and a second support pattern configured in the peripheral region to couple first support patterns to each other.Type: ApplicationFiled: July 2, 2010Publication date: June 30, 2011Inventor: Seok-Ho Jie
-
Publication number: 20110147887Abstract: The invention provides a method for forming a stack capacitor of a memory device, including providing a substrate, forming a patterned sacrificial layer with a plurality of first openings over the substrate, conformally forming a first conductive layer on the patterned sacrificial layer and in the first openings, forming a second conductive layer on the first conductive layer to seal the first openings with a void formed therein, removing a portion of the first and second conductive layers to expose the patterned sacrificial layer, and removing at least a portion of the patterned sacrificial layer to form bottom cell plates.Type: ApplicationFiled: December 17, 2009Publication date: June 23, 2011Applicant: NANYA TECHNOLOGY CORPORATIONInventor: Shin-Yu Nieh
-
Patent number: 7960812Abstract: Electrical devices having tunable capacitance are provided. The tunable capacitance is achieved by placing an appropriate material between substrate layers and by controllably applying a pressure to the material to compress the material or alter the shape of a well in which the material is contained, and thereby alter the capacitance of the electrical device. The composition, shape and dimension of the embedded materials determine how the capacitance of the electrical device is altered upon compression of the embedded material in response to an applied control signal. Generally, as the embedded material is compressed, the material will become more dense and the capacitance of the integrated electrical device is altered.Type: GrantFiled: October 17, 2008Date of Patent: June 14, 2011Assignee: Agere Systems Inc.Inventors: Patrick J. Carberry, Jeffery J. Gilbert
-
Publication number: 20110133310Abstract: Disclosed is an integrated circuit having at least one deep trench isolation structure and a deep trench capacitor. A method of forming the integrated circuit incorporates a single etch process to simultaneously form first trench(s) and a second trenches for the deep trench isolation structure(s) and a deep trench capacitor, respectively. Following formation of a buried capacitor plate adjacent to the lower portion of the second trench, the trenches are lined with a conformal insulator layer and filled with a conductive material. Thus, for the deep trench capacitor, the conformal insulator layer functions as the capacitor dielectric and the conductive material as a capacitor plate in addition to the buried capacitor plate. A shallow trench isolation (STI) structure formed in the substrate extending across the top of the first trench(es) encapsulates the conductive material therein, thereby creating the deep trench isolation structure(s).Type: ApplicationFiled: December 3, 2009Publication date: June 9, 2011Applicant: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Herbert L. Ho, Edward J. Nowak
-
Publication number: 20110127594Abstract: A semiconductor device including a MISFET formed in a well at a main surface of a substrate, a second MISFET formed at a main surface of the substrate, and a passive element formed over the main surface of the substrate and having two terminals. A conductive film is formed at a rear face of the semiconductor substrate. The conductive film is connected with a fixed potential and also electrically connected with the conductive film.Type: ApplicationFiled: May 21, 2010Publication date: June 2, 2011Inventors: Fumitaka NAKAYAMA, Masatoshi Morikawa, Yutaka Hoshino, Tetsuo Uchiyama
-
Publication number: 20110121427Abstract: An through-substrate via fabrication method requires forming a through-substrate via hole in a semiconductor substrate, depositing an electrically insulating, continuous and substantially conformal isolation material onto the substrate and interior walls of the via using ALD, depositing a conductive material into the via and over the isolation material using ALD such that it is electrically continuous across the length of the via hole, and depositing a polymer material over the conductive material such that any continuous top-to-bottom openings present in the via holes are filled by the polymer material. The basic fabrication method may be extended to provide vias with multiple conductive layers, such as coaxial and triaxial vias.Type: ApplicationFiled: January 26, 2011Publication date: May 26, 2011Inventors: Philip A. Stupar, Jeffrey F. DeNatale, Robert L. Borwick, III, Alexandros P. Papavasiliou
-
Publication number: 20110115051Abstract: A semiconductor device may include a semiconductor substrate and a plurality of three-dimensional capacitors on the semiconductor substrate. Each of the plurality of three-dimensional capacitors may include a first three-dimensional electrode, a capacitor dielectric layer, and a second three-dimensional electrode with the first three-dimensional electrode between the capacitor dielectric layer and the semiconductor substrate and with the capacitor dielectric layer between the first and second three-dimensional electrodes. A plurality of capacitor support pads may be provided with each capacitor support pad being arranged between adjacent first three-dimensional electrodes of adjacent three-dimensional capacitors with portions of the capacitor dielectric layers between the capacitor support pads and the semiconductor substrate. Related methods and apparatuses are also discussed.Type: ApplicationFiled: July 2, 2010Publication date: May 19, 2011Inventors: Shin-hye Kim, Kyung-mun Byun, Hong-rae Kim, Gil-heyun Choi, Eun-kee Hong
-
Publication number: 20110108950Abstract: A capacitor includes a first electrode. The first electrode includes a bottom conductive plane and a plurality of first vertical conductive structures. The bottom conductive plane is disposed over a substrate. The capacitor includes a second electrode. The second electrode includes a top conductive plane and a plurality of second vertical conductive structures. The capacitor includes an insulating structure between the first electrode and the second electrode. The first vertical conductive structures and the second vertical conductive structures are interlaced with each other thereby providing higher capacitance density.Type: ApplicationFiled: June 29, 2010Publication date: May 12, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chewn-Pu JOU, Chen HO-HSIANG, Fred KUO, Tse-Hul LU
-
Publication number: 20110108951Abstract: A semiconductor device and a method of manufacturing the semiconductor device are provided. The semiconductor device includes a lower electrode formed on a substrate, a dielectric layer including an etched dielectric region and an as-grown dielectric region formed on the lower electrode, an upper electrode formed on the as-grown dielectric region, a hardmask formed on the upper electrode, a spacer formed at a side surface of the hardmask and the upper electrode and over a surface of the etched dielectric region, and a buffer insulation layer formed on the hardmask and the spacer.Type: ApplicationFiled: January 6, 2011Publication date: May 12, 2011Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventors: Jin-Youn CHO, Young-Soo Kang, Sang-Geun Koo
-
Publication number: 20110108948Abstract: A capacitor in a semiconductor substrate employs a conductive through-substrate via (TSV) as an inner electrode and a columnar doped semiconductor region as an outer electrode. The capacitor provides a large decoupling capacitance in a small area, and does not impact circuit density or a Si3D structural design. Additional conductive TSV's can be provided in the semiconductor substrate to provide electrical connection for power supplies and signal transmission therethrough. The capacitor has a lower inductance than a conventional array of capacitors having comparable capacitance, thereby enabling reduction of high frequency noise in the power supply system of stacked semiconductor chips.Type: ApplicationFiled: November 9, 2009Publication date: May 12, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tae Hong Kim, Edmund J. Sprogis, Michael F. McAllister, Michael J. Shapiro
-
Publication number: 20110095397Abstract: Semiconductor structures including a first conductive layer; a dielectric layer on the first conductive layer; a second conductive layer on the dielectric layer; and a crystallized seed layer in at least one of a first portion between the first conductive layer and the dielectric layer and a second portion between the dielectric layer and the second conductive layer. Related capacitors and methods are also provided herein.Type: ApplicationFiled: October 21, 2010Publication date: April 28, 2011Inventors: Suk-jin Chung, Jae-hyoung Choi, Youn-soo Kim, Jae-soon Lim, Sang-yeol Kang
-
Publication number: 20110095312Abstract: An object of the present invention is to provide a semiconductor device having high operation characteristic and reliability. The measures taken are: A pixel capacitor is formed between an electrode comprising anodic capable material over an organic resin film, an anodic oxide film of the electrode and a pixel electrode above. Since the anodic oxide film is anodically oxidized by applied voltage per unit time at 15 V/min, there is no wrap around on the electrode, and film peeling can be prevented.Type: ApplicationFiled: October 25, 2010Publication date: April 28, 2011Inventors: Satoshi Murakami, Shunpei Yamazaki, Jun Koyama, Mitsuaki Osamè, Yukio Tanaka, Yoshiharu Hirakata
-
Publication number: 20110089425Abstract: A method for manufacturing an insulating film, which is used as an insulating film used for a semiconductor integrated circuit, whose reliability can be ensured even though it has small thickness, is provided. In particular, a method for manufacturing a high-quality insulating film over a substrate having an insulating surface, which can be enlarged, at low substrate temperature, is provided. A monosilane gas (SiH4), nitrous oxide (N2O), and a rare gas are introduced into a chamber to generate high-density plasma at a pressure higher than or equal to 10 Pa and lower than or equal to 30 Pa so that an insulating film is formed over a substrate having an insulating surface. After that, the supply of a monosilane gas is stopped, and nitrous oxide (N2O) and a rare gas are introduced without exposure to the air to perform plasma treatment on a surface of the insulating film.Type: ApplicationFiled: December 16, 2010Publication date: April 21, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Mitsuhiro ICHIJO, Kenichi OKAZAKI, Tetsuhiro TANAKA, Takashi OHTSUKI, Seiji YASUMOTO, Shunpei YAMAZAKI
-
Publication number: 20110084360Abstract: Trench capacitors and methods of manufacturing the trench capacitors are provided. The trench capacitors are very dense series capacitor structures with independent electrode contacts. In the method, a series of capacitors are formed by forming a plurality of insulator layers and a plurality of electrodes in a trench structure, where each electrode is formed in an alternating manner with each insulator layer. The method further includes planarizing the electrodes to form contact regions for a plurality of capacitors.Type: ApplicationFiled: October 8, 2009Publication date: April 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy W. KEMERER, James S. NAKOS, Steven M. SHANK
-
Patent number: 7923815Abstract: By controlling buried plate doping level and bias condition, different capacitances can be obtained from capacitors on the same chip with the same layout and deep trench process. The capacitors may be storage capacitors of DRAM/eDRAM cells. The doping concentration may be less than 3E19cm?3, a voltage difference between the biases of the buried electrodes may be at least 0.5V, and a capacitance of one capacitor may be at least 1.2 times, such as 2.0 times the capacitance of another capacitor.Type: GrantFiled: January 7, 2008Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Geng Wang, Kangguo Cheng, Johnathan E. Faltermeier, Paul C. Parries