With Floating Gate (epo) Patents (Class 257/E29.3)
-
Publication number: 20140054666Abstract: Some embodiments include a memory cell string having a body having a channel extending therein and in contact with a source/drain, a select gate adjacent to the body, a plurality of access lines adjacent to the body, and a dielectric in a portion of the body between the source/drain and a level corresponding to an end of the plurality of access lines most adjacent to the select gate. The dielectric in the portion of the body does not extend along an entire length of the body. Other embodiments are described and claimed.Type: ApplicationFiled: August 22, 2012Publication date: February 27, 2014Inventors: Haitao Liu, Akira Goda, Chandra Mouli, Krishna K. Parat
-
Patent number: 8659067Abstract: A method of forming a device is disclosed. The method includes providing a substrate prepared with a cell area separated by other active areas by isolation regions. First and second gates of first and second transistors in the cell area are formed. The first gate includes first and second sub-gates separated by a first intergate dielectric layer. The second gate includes a second sub-gate surrounding a first sub-gate. The first and second sub-gates of the second gate are separated by a second intergate dielectric layer. First and second junctions of the first and second transistors are formed. The method also includes forming a first gate terminal coupled to the second sub-gate of the first transistor and a second gate terminal coupled to at least the first sub-gate of the second transistor.Type: GrantFiled: February 25, 2013Date of Patent: February 25, 2014Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Sung Mun Jung, Kian Hong Lim, Jianbo Yang, Swee Tuck Woo, Sanford Chu
-
Patent number: 8659114Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate, a trench formed in an element isolating area of the semiconductor substrate, and a silicon oxide film that is embedded in the trench and contains an alkali metal element or alkali earth metal element.Type: GrantFiled: December 2, 2011Date of Patent: February 25, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Nakazawa
-
Publication number: 20140050029Abstract: Split-gate non-volatile memory (NVM) cells having select-gate sidewall metal silicide regions are disclosed along with related manufacturing methods. Spacer etch processing steps are used to expose sidewall portions of select gates. Metal silicide regions are then formed within these sidewall portions of the select gates. Further, metal silicide regions can also be formed in top portions of the select gates. Further, the select gates can also be formed with one or more notches. By expanding the size of the metal silicide region to include the sidewall portion of the select gate, the select gate wordline (e.g., polysilicon) resistance is reduced for split-gate NVM arrays, the electrical contact to the select gate is improved, and performance of the select-gate NVN cell is improved.Type: ApplicationFiled: August 20, 2012Publication date: February 20, 2014Inventors: Sung-Taeg Kang, Cheong M. Hong
-
Patent number: 8653567Abstract: A chemically sensitive sensor with a lightly doped region that affects an overlap capacitance between a gate and an electrode of the chemical sensitive sensor. The lightly doped region extends beneath and adjacent to a gate region of the chemical sensitive sensor. Modifying the gain of the chemically sensitive sensor is achieved by manipulating the lightly doped region under the electrodes.Type: GrantFiled: June 30, 2011Date of Patent: February 18, 2014Assignee: Life Technologies CorporationInventor: Keith Fife
-
Patent number: 8653579Abstract: According to one embodiment, a semiconductor storage device includes a charge storage layer, a control gate. The charge storage layer is formed above a semiconductor substrate with first insulating film disposed therebetween. The control gate is formed above the charge storage layer with second insulating film disposed therebetween. The control gate includes a nickel silicide region. The side surface expands outwardly in at least a partial region thereof, and height of the control gate from a portion at which the side surface thereof starts to expand outwardly to a top of the control gate is greater than maximum width of the control gate in a region above the portion at which the side surface starts to expand outwardly.Type: GrantFiled: March 18, 2011Date of Patent: February 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Junya Matsunami, Mitsuhiro Noguchi
-
Patent number: 8653577Abstract: A nonvolatile semiconductor memory device includes: a stacked body in which insulating films and electrode films are alternately stacked; selection gate electrodes provided on the stacked body; bit lines provided on the selection gate electrodes; semiconductor pillars; connective members separated from one another; and a charge storage layer provided between the electrode film and the semiconductor pillar. One of the connective members is connected between a lower part of one of the semiconductor pillars and a lower part of another of the semiconductor pillars. The one of the semiconductor pillars passes through one of the selection gate electrodes and is connected to one of the bit lines, and the another of the semiconductor pillars passes through another of the selection gate electrodes and is connected to another of the bit lines.Type: GrantFiled: July 1, 2009Date of Patent: February 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Masaru Kito, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh
-
Patent number: 8653578Abstract: A semiconductor device having a string gate structure and a method of manufacturing the same suppress leakage current. The semiconductor device includes a selection gate and a memory gate. The channel region of the selection gate has a higher impurity concentration than that of the memory gate. Impurities may be implanted at different angles to form the channel regions having different impurity concentrations.Type: GrantFiled: September 9, 2009Date of Patent: February 18, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Changhyun Lee, Jungal Choi
-
Publication number: 20140042515Abstract: The present invention provides a high voltage device including a shielding metal layer to reduce the noise interference from a high voltage source. The high voltage device includes a substrate, a field oxide layer, a gate layer, a shielding metal layer, and a high voltage interconnection line. The substrate includes a first doped region and a second doped region separated from each other. The field oxide layer is disposed on the substrate. The gate layer is disposed above the field oxide layer. The high voltage interconnection line is coupled to the first doped region and passes above but not below the first shielding metal layer.Type: ApplicationFiled: August 7, 2012Publication date: February 13, 2014Inventors: Pei-Kai Tseng, Chien-Fu Tang, Issac Y. Chen
-
Publication number: 20140035020Abstract: The present disclosure describes a method of forming a memory device. The method includes receiving a wafer substrate, forming a poly stack pattern on the wafer substrate, performing an ion implantation process to form a source and a drain in the wafer substrate, forming a memory gate and a control gate in the defined poly stack pattern, and forming a control gate in the control poly stack pattern. Forming the memory gate further includes performing a memory gate recess to bury the memory gate in an oxide layer.Type: ApplicationFiled: August 3, 2012Publication date: February 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Wei Ting, Kuo-Ching Huang, Chih-Yang Pai
-
Patent number: 8643076Abstract: A non-volatile memory device includes a substrate including a cell region and a peripheral circuit region, a first insulation layer formed over the substrate to cover the peripheral circuit region thereof, and interlayer dielectric patterns and first conductive patterns alternately formed over the substrate of the cell region. Each of the interlayer dielectric patterns and the first conductive patterns includes a horizontal part extending along a surface of the substrate and a vertical part extending along a sidewall of the first insulation layer.Type: GrantFiled: November 25, 2011Date of Patent: February 4, 2014Assignee: Hynix Semiconductor Inc.Inventors: Dae-Young Seo, Jong-Won Jang
-
Patent number: 8643078Abstract: A semiconductor structure and a manufacturing method of the same are provided. The semiconductor structure includes a base, a stacked structure and a doped layer. The stacked structure is formed on the base, wherein the stacked structure comprises a plurality of conductive strips and a plurality of insulating strips, one of the conductive strips is located between adjacent two insulating strips, the stacked structure has a first side wall, and a long edge of the first side wall is extended along a channel direction. The doped layer is formed in the first side wall, wherein the doped layer is formed by an ion implantation applied to the first side wall, and an acute angle is contained between an implantation direction of the ion implantation and the first side wall.Type: GrantFiled: April 10, 2012Date of Patent: February 4, 2014Assignee: Macronix International Co., Ltd.Inventors: Shih-Hung Chen, Hang-Ting Lue, Kuang-Yeu Hsieh
-
Publication number: 20140029352Abstract: An embodiment of an apparatus includes a substrate, a body semiconductor, a vertical memory access line stack over the body semiconductor, and a body connection to the body semiconductor.Type: ApplicationFiled: July 30, 2012Publication date: January 30, 2014Inventor: Toru Tanzawa
-
Publication number: 20140029354Abstract: A non-volatile memory cell with high bit density is disclosed. Embodiments include: providing a transistor having a wordline gate structure over a substrate, first and second floating gate structures proximate opposite sides of the wordline gate structure, and first and second diffusion regions in the substrate, wherein the wordline gate structure, the first floating gate structure, and the second floating gate structure are laterally between the first and second diffusion regions; and providing a capacitor having first, second, and third control gate structures over the substrate, a third floating gate structure between the first and second control gate structures, a fourth floating gate structure between the second and third control gate structures, and third and fourth diffusion regions in the substrate, wherein the first, second, and third control gate structures are laterally between the third and fourth diffusion regions.Type: ApplicationFiled: July 24, 2012Publication date: January 30, 2014Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventor: Igor Lusetsky
-
Memory cells having a plurality of control gates and memory cells having a control gate and a shield
Patent number: 8637914Abstract: Various embodiments comprise apparatuses having a number of memory cells. In one such apparatus, each cell has a plurality of control gates. For example, each of two control gates is adjacent a respective side of a charge storage structure. In another apparatus, each cell has a control gate and a shield, such as where the control gate is adjacent one side of a charge storage structure and the shield is adjacent another side of the charge storage structure. Additional apparatuses and methods are described.Type: GrantFiled: December 13, 2011Date of Patent: January 28, 2014Assignee: Micron Technology, Inc.Inventor: Koji Sakui -
Publication number: 20140021526Abstract: An electronic device can include a tunnel structure that includes a first electrode, a second electrode, and tunnel dielectric layer disposed between the electrodes. In a particular embodiment, the tunnel structure may or may not include an intermediate doped region that is at the primary surface, abuts a lightly doped region, and has a second conductivity type opposite from and a dopant concentration greater than the lightly doped region. In another embodiment, the electrodes have opposite conductivity types. In a further embodiment, an electrode can be formed from a portion of a substrate or well region, and the other electrode can be formed over such portion of the substrate or well region.Type: ApplicationFiled: July 20, 2012Publication date: January 23, 2014Inventors: Thierry Coffi Herve Yao, Gregory James Scott
-
Publication number: 20140015029Abstract: A semiconductor device includes two floating gates, a control gate and a first dielectric layer. The floating gates are disposed on a semiconductor substrate. The control gate partially overlaps each of the floating gates, and a part of the control gate is disposed between the two floating gates. Furthermore, the first dielectric layer disposed between the two floating gates and the control gate has a fixed thickness.Type: ApplicationFiled: July 15, 2012Publication date: January 16, 2014Inventors: Cheng-Yuan Hsu, CHI REN, Tzeng-Fei Wen
-
Publication number: 20140015031Abstract: An apparatus comprises a gate stack formed over a substrate, wherein the gate stack comprises a first gate structure, wherein a first dielectric layer is formed between the first gate structure and the substrate and a second gate structure stacked on the first gate structure, wherein a second dielectric layer is formed between the first gate structure and the second gate structure. The apparatus further comprises a first drain/source region and a first recess formed between a top surface of the first drain/source region and the second dielectric layer.Type: ApplicationFiled: July 12, 2012Publication date: January 16, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ping-Pang Hsieh, Chih-Ming Lee, Yu-Jen Chen, Shiu-Ko JangJian
-
Patent number: 8629491Abstract: A semiconductor memory device according to embodiment of the present invention includes a tunnel insulating layer formed over a semiconductor substrate, a floating gate formed over the tunnel insulating layer, a dielectric layer formed over the floating gate, and a control gate including a third silicon layer formed over the dielectric layer, a fourth silicon layer formed over the third silicon layer, and a conductive layer formed over the fourth silicon layer, wherein the fourth silicon layer has a greater width than the third silicon layer.Type: GrantFiled: August 31, 2012Date of Patent: January 14, 2014Assignee: SK Hynix Inc.Inventor: Jae Wook Yang
-
Publication number: 20140001529Abstract: A device includes a semiconductor substrate including an active region. The active region includes a first sidewall. An isolation region extends from a top surface of the semiconductor substrate into the semiconductor substrate. The isolation region has a second sidewall, wherein a lower portion of the first sidewall joins a lower portion of the second sidewall to form an interface. A dielectric spacer is disposed on an upper portion of the first sidewall. A silicide region is over and contacting the active region. A sidewall of the silicide region contacts the dielectric spacer, and the dielectric spacer has a top surface substantially lower than a top surface of the silicide region.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ping-Pang Hsieh, Chih-Ming Lee, Yu-Jen Chen
-
Publication number: 20140001531Abstract: A non-volatile memory cell formed using damascene techniques includes a floating gate electrode that includes a recess lined with a control gate dielectric and filled with the control gate electrode material. The control gate material is a composite ONO, oxide-nitride-oxide sandwich dielectric in one embodiment. The floating gate transistors of the non-volatile memory cell include a high gate coupling ratio due to the increased area between the floating gate electrode and the control gate electrode.Type: ApplicationFiled: June 28, 2012Publication date: January 2, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Yu CHIU, Hung-Che LIAO
-
Patent number: 8618596Abstract: The present invention discloses a method of fabricating a semiconductor memory device including forming sequentially a gate insulating layer and a first conductive pattern on a semiconductor substrate; forming a protective layer on surfaces of the first conductive pattern and the gate insulating layer; performing an etching process to form a trench, the etching process being performed such that the protective layer remains on side walls of the first conductive pattern to form a protective pattern; forming an isolation layer in the trench; etching the isolation layer; removing the protective pattern above a surface of the isolation layer; and forming sequentially a dielectric layer and a second conductive layer on surfaces of the isolation layer, the protective pattern and the first conductive pattern.Type: GrantFiled: March 18, 2009Date of Patent: December 31, 2013Assignee: SK hynix Inc.Inventor: Tae Un Youn
-
Patent number: 8614477Abstract: In a nonvolatile semiconductor memory device provided with memory cell transistors arranged in a direction and a select transistor to select the memory cell transistors, each of the memory cell transistors of a charge trap type are at least composed of a first insulating layer and a first gate electrode respectively, and the select transistor is at least composed of a second insulating layer and a second gate electrode. The first gate electrode is provided with a first silicide layer of a first width formed on the first insulating layer. The second gate electrode is provided with an impurity-doped silicon layer formed on the second insulating layer and with a second silicide layer of a second width formed on the impurity-doped silicon layer. The second silicide has the same composition as the first silicide. The second width is larger than the first width.Type: GrantFiled: February 2, 2012Date of Patent: December 24, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Izumida, Nobutoshi Aoki
-
Patent number: 8614125Abstract: A nonvolatile memory device includes a bottom electrode on a semiconductor substrate, a data storage layer on the bottom electrode, the data storage layer including a transition metal oxide, and a switching layer provided on a top surface and/or a bottom surface of the data storage layer, wherein a bond energy of material included in the switching layer and oxygen is more than a bond energy of a transition metal in the transition metal oxide and oxygen.Type: GrantFiled: February 15, 2008Date of Patent: December 24, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Kyung Yim, In-Gyu Baek, Jang-Eun Lee, Se-Chung Oh, Kyung-Tae Nam, Jin-Shi Zhao
-
Publication number: 20130336070Abstract: Apparatus are disclosed, such as a block including a number of strings of charge storage devices, each string including a number of charge storage devices associated with a pillar, and each pillar including semiconductor material. Methods are disclosed, such as a method that includes performing a first operation on a first charge storage device associated with a pillar in the block, modifying an electrical potential of the pillar, and performing a second operation on a second charge storage device in the block. Additional apparatus and methods are described.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Inventors: Koji Sakui, Peter Sean Feeley
-
Publication number: 20130334584Abstract: A device and methods for forming a device are disclosed. The device includes a substrate having first, second and third regions. The first region includes a memory cell region, the second region includes a peripheral circuit region and the third region includes a logic region. A memory cell which includes a memory transistor having a first stack height (TSM) is disposed in the first region. A high voltage (HV) transistor having a second stack height (TSHV) is disposed in the second region and a logic transistor having a third stack height (TSL) is disposed in the third region. The first, second and third stack heights are substantially the same across the substrate.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Yan Zhe TANG, Shyue Seng TAN, Ying Keung LEUNG, Elgin QUEK
-
Publication number: 20130334586Abstract: A non-self-aligned non-volatile memory structure, comprising: a semiconductor substrate; a left floating gate memory cell and a right floating gate memory cell; a control gate; and a gate insulation layer disposed among said two floating gate memory cells and said control gate. Drains of said two floating gate memory cells are connected to different voltage levels. Said control gate is over said two floating gate memory cells, to cover said floating gates of said two floating gate memory cells, so as to control said two floating gates simultaneously. Said non-self-aligned non-volatile memory structure mentioned above does not require line-to-line alignment of gates, thus reducing significantly the complexity of manufacturing process, and number of layers of photo masks required, in achieving production cost reduction.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN CHANG LIN, WEN CHIEN HUANG, YA-TING FAN
-
Publication number: 20130334585Abstract: The semiconductor device includes a vertical channel layer formed on a substrate; conductive layer patterns and insulating layer patterns alternately formed around a length of each of the vertical channel layer; and a charge storing layer pattern formed between each of the vertical channel layers and the conductive layer patterns, where each of the charge storing layer patterns is isolated by the insulating layer patterns.Type: ApplicationFiled: August 30, 2012Publication date: December 19, 2013Inventor: Sang Bum LEE
-
Patent number: 8610197Abstract: Provided is a nonvolatile memory 10 having a selective gate SG formed below a silicon layer 14, which is to be a channel region formed between a source region S and a drain region D of a transistor, through a gate insulating film 15 between the silicon layer and the selective gate, a floating gate FG formed on a part over the silicon layer 14 through a gate insulating film 16, and a control gate CG connected to the floating gate FG. The selective gate SG has one end overlapping the source region S through the gate insulating film 15, and the floating gate FG has one end overlapping the drain region D through the gate insulating film 16, and the other end separated from the source region S and overlapping the silicon layer 14 through the gate insulating film 16. Thus, a nonvolatile memory whose performance is not deteriorated even when it is formed on an insulating substrate having a low heat dissipating characteristic can be achieved.Type: GrantFiled: December 14, 2009Date of Patent: December 17, 2013Assignee: Sharp Kabushiki KaishaInventors: Naoki Ueda, Yoshimitsu Yamauchi
-
Patent number: 8610195Abstract: A non-volatile memory device includes a field region that defines an active region in a semiconductor substrate, a floating gate pattern on the active region, a dielectric layer on the floating gate pattern and a control gate on the dielectric layer. The control gate includes a first conductive pattern that has a first composition that crystallizes in a first temperature range, and a second conductive pattern that has a second composition that is different from the first composition and that crystallizes in a second temperature range that is lower than the first temperature range, the first conductive pattern being between the dielectric layer and the second conductive pattern.Type: GrantFiled: April 22, 2011Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-Geun Jee, Seok-Hoon Kim, Su-Jin Shin, Woo-Sung Lee, Tae-Ouk Kwon
-
Patent number: 8610194Abstract: A vertical channel type non-volatile memory device having a plurality of memory cells stacked along a channel includes the channel configured to be protruded from a substrate, a tunnel insulation layer configured to surround the channel, a plurality of floating gate electrodes and a plurality of control gate electrodes configured to be alternately stacked along the channel, and a charge blocking layer interposed between the plurality of the floating gate electrodes and the plurality of the control gate electrodes alternately stacked.Type: GrantFiled: July 8, 2010Date of Patent: December 17, 2013Assignee: Hynix Semiconductor Inc.Inventor: Seiichi Aritome
-
Publication number: 20130328119Abstract: A non-volatile memory and a manufacturing method thereof are provided. The non-volatile memory includes a gate dielectric layer, a floating gate, a control gate, an inter-gate dielectric structure and two doped regions. The gate dielectric layer is disposed on a substrate. The floating gate is disposed on the gate dielectric layer. The control gate is disposed on the floating gate. The inter-gate dielectric structure is disposed between the control gate and the floating gate. The inter-gate dielectric structure includes a first oxide layer, a second oxide layer and a charged nitride layer. The first oxide layer is disposed on the floating gate. The second oxide layer is disposed on the first oxide layer. The charged nitride layer is disposed between the first oxide layer and the second oxide layer. The doped regions are disposed in the substrate at two sides of the floating gate, respectively.Type: ApplicationFiled: June 12, 2012Publication date: December 12, 2013Applicant: MACRONIX International Co., Ltd.Inventors: Shaw-Hung Ku, Chi-Pei Lu, Chun-Lien Su
-
Patent number: 8604535Abstract: A non-volatile memory device includes an active region in which a channel of a transistor is formed in a substrate, element isolation films defining the active region and formed on the substrate at both sides of the channel at a height lower than an upper surface of the active region, a first dielectric layer, a second dielectric layer, and a control gate electrode formed on the active region in this order, and a floating gate electrode formed between the first dielectric layer and the second dielectric layer so as to intersect the length direction of the channel and extend to the upper surfaces of the element isolation films at both sides of the channel, thereby surrounding the channel.Type: GrantFiled: December 29, 2009Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., LtdInventors: Tea-Kwang Yu, Jeong-Uk Han, Yong-Tae Kim
-
Patent number: 8604534Abstract: According to one embodiment, a semiconductor storage device includes a charge storage layer, a control gate. The charge storage layer is formed above a semiconductor substrate with first insulating film disposed therebetween. The control gate is formed above the charge storage layer with second insulating film disposed therebetween. The control gate includes a nickel silicide region. The side surface expands outwardly in at least a partial region thereof, and height of the control gate from a portion at which the side surface thereof starts to expand outwardly to a top of the control gate is greater than maximum width of the control gate in a region above the portion at which the side surface starts to expand outwardly.Type: GrantFiled: March 18, 2011Date of Patent: December 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Junya Matsunami, Mitsuhiro Noguchi
-
Publication number: 20130325372Abstract: A semiconductor device includes a first SSAD unit and a second SSAD unit. The first SSAD unit has at least one first transistor with a first dielectric layer between a first substrate and a first floating gate. The second SSAD unit has at least one second transistor with a second dielectric layer between a second substrate and a second floating gate. The second dielectric layer is thicker than the first dielectric layer.Type: ApplicationFiled: June 5, 2012Publication date: December 5, 2013Applicant: PHISON ELECTRONICS CORP.Inventor: Hiroshi Watanabe
-
Publication number: 20130313625Abstract: A semiconductor device includes a semiconductor substrate and at least a first gate structure disposed on the semiconductor substrate. Furthermore, a spacer only disposed at a side of the first gate structure, and a material of the spacer does not comprise nitride.Type: ApplicationFiled: May 28, 2012Publication date: November 28, 2013Inventor: Ching-Hung Kao
-
Patent number: 8592889Abstract: A memory structure includes a substrate, a source region, a drain region, a gate insulating layer, a floating gate and a control gate. The substrate has a surface and a well extended from the surface to the interior of the substrate. The source region and the drain region are formed in the well and a channel region is formed between the source region and the drain region. The gate insulating layer is formed on the surface of the substrate between the source region and the drain region and covers the channel region. The floating gate disposed on the gate insulating layer to store a bit data. The control gate is disposed near lateral sides of the floating gate.Type: GrantFiled: May 21, 2012Date of Patent: November 26, 2013Assignee: United Microelectronics Corp.Inventor: Chin-Fu Chen
-
Publication number: 20130307050Abstract: A nonvolatile memory device includes: a channel layer protruding perpendicular to a surface of a substrate; a tunnel insulation layer formed on a surface of the channel layer; a stack structure, in which a plurality of floating gate electrodes and a plurality of control gate electrodes are alternately formed along the channel layer; and a charge blocking layer interposed between each floating gate electrode, of the plurality of floating gate electrodes, and each control gate electrode of the plurality of control gate electrodes, wherein the floating gate electrode includes a first floating gate electrode between two control gate electrodes and a second floating gate electrode positioned in the lowermost and uppermost parts of the stack structure and having a smaller width in a direction parallel to the substrate than the first floating gate electrode.Type: ApplicationFiled: September 10, 2012Publication date: November 21, 2013Inventors: Young-Soo AHN, Jeong-Seob OH
-
Publication number: 20130307051Abstract: A memory structure includes a substrate, a source region, a drain region, a gate insulating layer, a floating gate and a control gate. The substrate has a surface and a well extended from the surface to the interior of the substrate. The source region and the drain region are formed in the well and a channel region is formed between the source region and the drain region. The gate insulating layer is formed on the surface of the substrate between the source region and the drain region and covers the channel region. The floating gate disposed on the gate insulating layer to store a bit data. The control gate is disposed near lateral sides of the floating gate.Type: ApplicationFiled: May 21, 2012Publication date: November 21, 2013Applicant: UNITED MICROELECTRONIC CORP.Inventor: Chin-Fu CHEN
-
Publication number: 20130307049Abstract: A method of fabricating a semiconductor device includes the following steps. At first, a semiconductor substrate is provided. A gate stack layer is formed on the semiconductor substrate, and the gate stack layer further includes a cap layer disposed thereon. Furthermore, two first spacers surrounding sidewalls of the gate stack layer is further formed. Subsequently, the cap layer is removed, and two second spacers are formed on a part of the gate stack layer. Afterwards, a part of the first spacers and the gate stack layer not overlapped with the two second spacers are removed to form two gate stack structures.Type: ApplicationFiled: May 16, 2012Publication date: November 21, 2013Inventor: Ping-Chia Shih
-
Patent number: 8587036Abstract: A non-volatile memory is formed on a substrate. The non-volatile memory includes an isolation structure, a floating gate, and a gate dielectric layer. The isolation structure is disposed in the substrate to define an active area. The floating gate is disposed on the substrate and crosses over the active area. The gate dielectric layer is disposed between the floating gate and the substrate. The floating gate includes a first region and a second region. An energy band of the second region is lower than an energy band of the first region, so that charges stored in the floating gate are away from an overlap region of the floating gate and the gate dielectric layer.Type: GrantFiled: December 12, 2008Date of Patent: November 19, 2013Assignee: eMemory Technology Inc.Inventors: Shih-Chen Wang, Wen-Hao Ching
-
Publication number: 20130292757Abstract: A semiconductor device includes vertical channel layers, control gates and interlayer insulating layers stacked alternately with each other on the substrate and surrounding the vertical channel layers, floating gates interposed between the vertical channel layers and the control gates and separated from each other by the interlayer insulating layers, and charge blocking layers interposed between the floating gates and the control gates.Type: ApplicationFiled: September 6, 2012Publication date: November 7, 2013Inventor: Seiichi ARITOME
-
Patent number: 8575682Abstract: Provided are three-dimensional semiconductor memory devices and methods of forming the same. The device includes a substrate, conductive patterns stacked on the substrate, and an active pattern penetrating the conductive patterns to be connected to the substrate. The active pattern may include a first doped region provided in an upper portion of the active pattern, and a diffusion-resistant doped region overlapped with at least a portion of the first doped region. The diffusion-resistant doped region may be a region doped with carbon.Type: GrantFiled: December 12, 2011Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Bio Kim, Kihyun Hwang, Jaeyoung Ahn, SeungHyun Lim, Dongwoo Kim
-
Patent number: 8575680Abstract: A semiconductor device includes tunneling insulating layers on active regions of a substrate, floating gate electrodes on the tunneling insulating layers, an isolation trench within the substrate and the isolation trench defines the active region, spaces the tunneling insulating layers, and isolates the floating gate electrodes. A bottom of the isolation trench is directly in contact with the substrate. The semiconductor device further includes a lower insulating layer on the floating gate electrodes, and a middle insulating layer, an upper insulating layer, and a control gate electrode stacked on the lower insulating layer. The lower insulating layer is configured to hermetically seal a top portion of the isolation trench to define and directly abut an air gap within the isolation trench.Type: GrantFiled: August 1, 2012Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yoo-Cheol Shin, Joon-Hee Lee
-
Patent number: 8575684Abstract: In a nonvolatile semiconductor memory device provided with memory cell transistors arranged in a direction and a select transistor to select the memory cell transistors, each of the memory cell transistors of a charge trap type are at least composed of a first insulating layer and a first gate electrode respectively, and the select transistor is at least composed of a second insulating layer and a second gate electrode. The first gate electrode is provided with a first silicide layer of a first width formed on the first insulating layer. The second gate electrode is provided with an impurity-doped silicon layer formed on the second insulating layer and with a second silicide layer of a second width formed on the impurity-doped silicon layer. The second silicide has the same composition as the first silicide. The second width is larger than the first width.Type: GrantFiled: February 2, 2012Date of Patent: November 5, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Izumida, Nobutoshi Aoki
-
Publication number: 20130285133Abstract: A method includes forming a shallow trench isolation (STI) region in a substrate; depositing a first material such that the first material overlaps the STI region and a portion of a top surface of the STI region is exposed; etching a recess in the STI region by a first etch, the recess having a bottom and sides; depositing a second material over the first material and on the sides and bottom of the recess in the STI region; and etching the first and second material by a second etch to form a floating gate of the device, wherein the floating gate extends into the recess.Type: ApplicationFiled: April 26, 2012Publication date: October 31, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Erwan Dornel
-
Publication number: 20130285135Abstract: According to one exemplary implementation, a semiconductor device includes a channel, a source, and a drain situated in a first semiconductor fin. The channel is situated between the source and the drain. The semiconductor device also includes a control gate situated in a second semiconductor fin. A floating gate is situated between the first semiconductor fin and the second semiconductor fin. The semiconductor device can further include a first dielectric region situated between the floating gate and the first semiconductor fin and a second dielectric region situated between the floating gate and the second semiconductor fin.Type: ApplicationFiled: April 30, 2012Publication date: October 31, 2013Applicant: BROADCOM CORPORATIONInventors: Frank Hui, Neal Kistler
-
Publication number: 20130285134Abstract: A method includes forming a shallow trench isolation (STI) region in a substrate, the STI region comprising an etch stop layer; etching the STI region by a first etch to the etch stop layer to form a recess in the STI region; and forming a floating gate, the floating gate comprising a portion that extends into the recess in the STI region, wherein the etch stop layer separates the portion of the floating gate that extends into the recess in the STI region from the substrate.Type: ApplicationFiled: April 26, 2012Publication date: October 31, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Erwan Dornel
-
Patent number: 8569822Abstract: A memory structure having a memory cell including a first dielectric layer, a gate, a semiconductor layer, a first doped region, a second doped region and a charge storage layer is provided. The first dielectric layer is on the substrate. The gate includes a base portion on the first dielectric layer and a protruding portion disposed on the base portion and partially exposing the base portion. The semiconductor layer is conformally disposed on the gate, and includes a top portion over the protruding portion, a bottom portion over the base portion exposed by the protruding portion and a side portion located at a sidewall of the protruding portion and connecting the top and bottom portions. The first and second doped regions are respectively in the top and bottom portions. The side portion serves as a channel region. The charge storage layer is between the gate and the semiconductor layer.Type: GrantFiled: November 2, 2011Date of Patent: October 29, 2013Assignee: MACRONIX International Co., Ltd.Inventors: Jyun-Siang Huang, Wen-Jer Tsai, Shih-Guei Yan
-
Publication number: 20130277728Abstract: The present disclosure provides a fabricating method of a semiconductor chip which includes the following steps. First, a substrate is provided. The substrate defines a memory unit region and a peripheral logic region. Then, a first spacer is formed around a stack structure of the memory unit region. The first space includes a first silicon oxide layer and the first silicon oxide layer directly contacts with the stack structure. After that, a silicon nitride layer is formed on both the first spacer and the peripheral logic region. Finally, the additional silicon nitride layer on the first spacer is removed but portions of the additional silicon nitride layer around gate structures in the peripheral logic region are remained.Type: ApplicationFiled: April 20, 2012Publication date: October 24, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventor: Ching-Hung KAO