Bistable Switching Devices, E.g., Ovshinsky-effect Devices (epo) Patents (Class 257/E45.002)
-
Patent number: 8536015Abstract: In accordance with aspects of the invention, a method of forming a metal-insulator-metal stack is provided. The method includes forming a first conducting layer, forming a resistivity-switching carbon-based material above the first conducting layer, and forming a second conducting layer above the carbon-based material, wherein the carbon-based material has a thickness of not more than ten atomic layers. Other aspects are also described.Type: GrantFiled: January 17, 2012Date of Patent: September 17, 2013Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Alper Ilkbahar, April D. Schricker
-
Patent number: 8536559Abstract: A phase change memory (PCM) is provided which includes a substrate, a plurality of bottom electrodes, a plurality of top electrodes, a plurality of phase change materials, and a plurality of thermal disturbance-preventing parts. The bottom electrodes are disposed in the substrate, and the top electrodes are disposed on the substrate. The phase change (PC) materials are disposed between the top and bottom electrodes, and each of the PC materials is conducted with one of the top electrodes and one of the bottom electrodes. The thermal disturbance-preventing parts are utilized to reduce the effect of thermal disturbance upon the PCM.Type: GrantFiled: July 7, 2009Date of Patent: September 17, 2013Assignee: MACRONIX International Co., Ltd.Inventor: Shih-Hung Chen
-
Publication number: 20130234102Abstract: Some embodiments include methods of forming BJTs. A first type doped region is formed within semiconductor material. First and second trenches are formed within the semiconductor material to pattern an array of pedestals, and the trenches are filled with electrically insulative material. An upper portion of the first type doped region is counter-doped to form a first stack having a second type doped region over a first type doped region, and an upper portion of the first stack is then counter-doped to form a second stack having a second type doped region between a pair of first type doped regions. Some embodiments include a BJT array. A base implant region is between a pair of emitter/collector implant regions. Electrically insulative material is adjacent the base implant region, and contains at least about 7×1016 atoms/cm3 of base implant region dopant.Type: ApplicationFiled: March 8, 2012Publication date: September 12, 2013Applicant: Micron Technology, Inc.Inventors: Federica Ottogalli, Luca Laurin
-
Publication number: 20130234087Abstract: A non-volatile resistance change device includes a first electrode made of a metallic element, a second electrode, a variable resistance layer formed between the first electrode and the second electrode, first wiring formed on the first electrode on a side opposite to the variable resistance layer, and second wiring formed on the second electrode on a side opposite to the variable resistance layer. If the width of the first wiring is represented as A (nm), the width of the second wiring represented as B (nm), and the distance between the first electrode and the second electrode represented as L0 (nm), the following equation is satisfied: 3 2 ? AB < L 0 ? 6.7 .Type: ApplicationFiled: September 6, 2012Publication date: September 12, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takashi Yamauchi, Yoshifumi Nishi, Jiezhi Chen, Akira Takashima, Minoru Amano
-
Patent number: 8530879Abstract: A semiconductor memory device in accordance with an embodiment comprises first lines, second lines, and a memory cell array including memory cells. Each of the memory cells is disposed at each of intersections of the first lines and the second lines and is configured by a rectifier element and a variable resistor connected in series. The rectifier element comprises a first semiconductor region of a first conductivity type including an impurity of a first impurity concentration, and a second semiconductor region of a second conductivity type including an impurity of a second impurity concentration lower than the first impurity concentration. The first semiconductor region and the second semiconductor region are formed by silicon. A junction interface of the first semiconductor region and the second semiconductor region is a pseudo-heterojunction formed by two layers that have different band gap widths and are formed of the same material.Type: GrantFiled: March 9, 2011Date of Patent: September 10, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Hiroomi Nakajima
-
Patent number: 8531868Abstract: According to various embodiments, a resistive-switching memory element and memory element array that uses a bipolar switching includes a select element comprising only a single diode that is not a Zener diode. The resistive-switching memory elements described herein can switch even when a switching voltage less than the breakdown voltage of the diode is applied in the reverse-bias direction of the diode. The memory elements are able to switch during the very brief period when a transient pulse voltage is visible to the memory element, and therefore can use a single diode per memory cell.Type: GrantFiled: December 19, 2012Date of Patent: September 10, 2013Assignee: Intermolecular, Inc.Inventors: Yun Wang, Prashant B. Phatak, Tony P. Chiang
-
Patent number: 8530873Abstract: An electroforming free memristor includes a first electrode, a second electrode spaced from the first electrode, and a switching layer positioned between the first electrode and the second electrode. The switching layer is formed of a matrix of a switching material and reactive particles that are to react with the switching material during a fabrication process of the memristor to form one or more conductance channels in the switching layer.Type: GrantFiled: January 29, 2010Date of Patent: September 10, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, Gilberto Medeiros Ribeiro, R Stanley Williams
-
Patent number: 8526213Abstract: Some embodiments include methods of programming a memory cell. A plurality of charge carriers may be moved within the memory cell, with an average charge across the moving charge carriers having an absolute value greater than 2. Some embodiments include methods of forming and programming an ionic-transport-based memory cell. A stack is formed to have programmable material between first and second electrodes. The programmable material has mobile ions which are moved within the programmable material to transform the programmable material from one memory state to another. An average charge across the moving mobile ions has an absolute value greater than 2. Some embodiments include memory cells with programmable material between first and second electrodes. The programmable material includes an aluminum nitride first layer, and includes a second layer containing a mobile ion species in common with the first layer.Type: GrantFiled: November 1, 2010Date of Patent: September 3, 2013Assignee: Micron Technology, Inc.Inventors: Roy E. Meade, Bhaskar Srinivasan, Gurtej S. Sandhu
-
Publication number: 20130224929Abstract: Provided are a method of forming a contact and a method of manufacturing a phase change memory device using the same. The method of forming a contact includes forming on a substrate an insulating layer pattern having first sidewalls extending in a first direction and second sidewalls extending in a second direction perpendicular to the first direction and which together delimit contact holes, forming semiconductor patterns in lower parts of the contact holes, forming isolation spacers on the semiconductor pattern and side surfaces of the first sidewalls to expose portions of the semiconductor patterns, and etching the exposed portions of the semiconductor patterns using the isolation spacers as a mask to divide the semiconductor patterns into a plurality of finer semiconductor patterns.Type: ApplicationFiled: September 13, 2012Publication date: August 29, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: SEUNG-PIL KO, Eun-Jung Kim, Yong-Jun Kim
-
Publication number: 20130221307Abstract: A nonvolatile resistive memory element includes one or more novel oxygen isolation structures that protect the resistive switching material of the memory element from oxygen migration. One such oxygen isolation structure comprises an oxygen barrier layer that isolates the resistive switching material from other portions of the resistive memory device during fabrication and/or operation of the memory device. Another such oxygen isolation structure comprises a sacrificial layer that reacts with unwanted oxygen migrating toward the resistive switching material during fabrication and/or operation of the memory device.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: Intermolecular, Inc.Inventors: Yun Wang, Tony P. Chiang, Imran Hashim, Dipankar Pramanik
-
Patent number: 8519373Abstract: Some embodiments include memory cells. A memory cell may contain a switching region and an ion source region between a pair of electrodes. The switching region may be configured to reversibly retain a conductive bridge, with the memory cell being in a low resistive state when the conductive bridge is retained within the switching region and being in a high resistive state when the conductive bridge is not within the switching region. The memory cell may contain an ordered framework extending across the switching region to orient the conductive bridge within the switching region, with the framework remaining within the switching region in both the high resistive and low resistive states of the memory cell.Type: GrantFiled: August 11, 2011Date of Patent: August 27, 2013Assignee: Micron Technology, Inc.Inventor: Scott E. Sills
-
Patent number: 8519372Abstract: A nanoscale switching device is constructed such that an electroforming process is not needed to condition the device for normal switching operations. The switching device has an active region disposed between two electrodes. The active region has at least one switching layer formed of a switching material capable of transporting dopants under an electric field, and at least one conductive layer formed of a dopant source material containing dopants that can drift into the switching layer under an electric field. The switching layer has a thickness about 6 nm or less.Type: GrantFiled: July 30, 2009Date of Patent: August 27, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, Shih-Yuan Wang, R. Stanley Williams, Alexandre Bratkovski, Gilberto Ribeiro
-
Publication number: 20130214230Abstract: Some embodiments include methods of forming memory structures. An electrically insulative line is formed over a base. Electrode material is deposited over the line and patterned to form a pair of bottom electrodes along the sidewalls of the line. Programmable material is formed over the bottom electrodes, and a top electrode is formed over the programmable material. The bottom electrodes may each contain at least one segment which extends at angle of from greater than 0° to less than or equal to about 90° relative to a planar topography of the base. Some embodiments include memory structures having a bottom electrode extending upwardly from a conductive contact to a programmable material, with the bottom electrode having a thickness of less than or equal to about 10 nanometers. Some embodiments include memory arrays and methods of forming memory arrays.Type: ApplicationFiled: February 22, 2012Publication date: August 22, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: Scott E. Sills
-
Patent number: 8513635Abstract: A switching device includes a first electrode, a bipolar tunneling layer, and a second electrode. The bipolar tunneling layer is formed on the first electrode and includes a plurality of dielectric layers having different dielectric constants. The second electrode is formed on the bipolar tunneling layer.Type: GrantFiled: December 30, 2010Date of Patent: August 20, 2013Assignee: Hynix Semiconductor Inc.Inventors: Yun-Taek Hwang, Jae-Yun Yi
-
Patent number: 8508021Abstract: A phase-change memory device with improved deposition characteristic and a method of fabricating the same are provided. The phase-change memory device includes a semiconductor substrate having a phase-change area, a first material-rich first phase-change layer forming an inner surface of the phase-change area and comprised of a hetero compound of the first material and a second material, and a second phase-change layer formed on a surface of the first phase-change layer to fill the phase-change area.Type: GrantFiled: December 7, 2010Date of Patent: August 13, 2013Assignee: Hynix Semiconductor Inc.Inventors: Keun Lee, Jin Hyock Kim, Young Seok Kwon
-
Patent number: 8501525Abstract: A method of fabricating a programmable memory microelectronic device includes depositing onto a first electrode an intermediate layer of a material having a chalcogenide; depositing an ionizable metallic layer on the intermediate layer; irradiating with ultraviolet radiation the ionizable metallic layer so that metallic ions from the ionizable metallic layer diffuse into the intermediate layer to form a chalcogenide material containing metallic ions, and depositing a second electrode on the layer of chalcogenide material containing metallic ions obtained in the prior step. The second and third steps are repeated at least n times, where n is an integer greater than or equal to 1. The ionizable metallic layer deposited during the second step has a sufficiently small thickness that the metallic ions may be diffused totally during the irradiation (third) step.Type: GrantFiled: June 1, 2011Date of Patent: August 6, 2013Assignee: Altis SemiconductorInventor: Faiz Dahmani
-
Patent number: 8502185Abstract: A switching device includes a substrate; a first electrode formed over the substrate; a second electrode formed over the first electrode; a switching medium disposed between the first and second electrode; and a nonlinear element disposed between the first and second electrodes and electrically coupled in series to the first electrode and the switching medium. The nonlinear element is configured to change from a first resistance state to a second resistance state on application of a voltage greater than a threshold.Type: GrantFiled: May 31, 2011Date of Patent: August 6, 2013Assignee: Crossbar, Inc.Inventors: Wei Lu, Sung Hyun Jo
-
Patent number: 8502198Abstract: A switching device includes at least one bottom electrode and at least one top electrode. The top electrode crosses the bottom electrode at a non-zero angle, thereby forming a junction. A metal oxide layer is established on at least one of the bottom electrode or the top electrode. A molecular layer including a monolayer of organic molecules and a source of water molecules is established in the junction. Upon introduction of a forward bias, the molecular layer facilitates a redox reaction between the electrodes, thereby reducing a tunneling gap between the electrodes.Type: GrantFiled: April 28, 2006Date of Patent: August 6, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: R. Stanley Williams, Zhiyong Li, Douglas Ohlberg, Philip J. Kuekes, Duncan Stewart
-
Patent number: 8502343Abstract: A nanoelectric memristor device includes a first electrode and a layer of oxygen-vacancy-rich metal oxide deposited upon a surface of the first electrode. A layer of oxygen-rich/stochiometric metal oxide is deposited upon a surface of the oxygen-vacancy-rich metal oxide layer that is opposite from said first electrode. At least one of the oxygen-vacancy-rich metal oxide and oxygen-rich/stochiometric metal oxide layers is doped with one of a magnetic and a paramagnetic material. A second electrode is adjacent to a surface of the oxygen-rich/stochiometric metal oxide layer that is opposite from the oxygen-rich/stochiometric metal oxide layer.Type: GrantFiled: November 17, 2011Date of Patent: August 6, 2013Assignee: The University of ToledoInventors: Rashmi Jha, Jorhan Ordosgoitti, Branden Long
-
Patent number: 8497492Abstract: A variable resistive element comprising a configuration that an area of an electrically contributing region of a variable resistor body is finer than that constrained by an upper electrode or a lower electrode and its manufacturing method are provided. A bump electrode material is formed on a lower electrode arranged on a base substrate. The bump electrode material is contacted to a variable resistor body at a surface different from a contact surface to the lower electrode. The variable resistor body is contacted to an upper electrode at a surface different from a contact surface to the bump electrode material. Thus, a cross point region between the bump electrode material (the variable resistor body) and the upper electrode becomes an electrically contributing region of the variable resistor body, and then an area thereof can be reduced compared with that of the region regarding the conventional variable resistive element.Type: GrantFiled: February 23, 2007Date of Patent: July 30, 2013Assignee: Xenogenic Development Limited Liability CompanyInventors: Yasunari Hosoi, Kazuya Ishihara, Takahiro Shibuya, Tetsuya Ohnishi, Takashi Nakano
-
Publication number: 20130187110Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. The electrical properties of the current limiting component are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element of the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide that is a current limiting material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: ApplicationFiled: January 19, 2012Publication date: July 25, 2013Applicant: Intermolecular, Inc.Inventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Publication number: 20130187118Abstract: According to one embodiment, a memory device includes a first interconnect group, a second interconnect group, and a memory cell. In the first interconnect group, first interconnects are stacked. The first interconnect group includes first regions in which the first interconnects are formed along a first direction, and a second region in which first contact plugs are formed on the first interconnects. In the second region, the first interconnect group includes a step portion. Heights of adjacent terraces of the step portion are different from each other by the two or more first interconnects.Type: ApplicationFiled: January 24, 2012Publication date: July 25, 2013Inventor: Kenichi MUROOKA
-
Publication number: 20130187114Abstract: A non-volatile memory device includes a plurality of non-volatile memory cells. Each of the non-volatile memory cells includes a first electrode, a diode steering element, a storage element located in series with the diode steering element, a second electrode, and a nano-rail electrode having a width of 15 nm or less.Type: ApplicationFiled: January 23, 2012Publication date: July 25, 2013Applicant: SanDisk 3D LLCInventors: James K. Kai, Henry Chien, George Matamis, Vinod R. Purayath
-
Patent number: 8492194Abstract: A method for fabricating a phase change memory pore cell that includes forming a bottom electrode, forming a dielectric layer on the bottom electrode, and forming a sacrificial layer on the dielectric layer. The method further includes selectively etching portions of the sacrificial layer and the dielectric layer to define a pore extending through the sacrificial layer and the dielectric layer, depositing phase change material on the sacrificial layer and into the pore and removing the phase change material formed outside the pore, removing the sacrificial layer to expose the pore, the pore being vertically aligned, and forming a top electrode over the pore.Type: GrantFiled: May 6, 2011Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Chung H. Lam
-
Publication number: 20130181183Abstract: Resistive memory cell structures and methods are described herein. One or more memory cell structures comprise a first resistive memory cell comprising a first resistance variable material and a second resistive memory cell comprising a second resistance variable material that is different than the first resistance variable material.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: Micron Technology, Inc.Inventors: Fabio Pellizzer, Ferdinando Bedeschi
-
Patent number: 8486745Abstract: Phase change devices, and particularly multi-terminal phase change devices, include first and second active terminals bridged together by a phase-change material whose conductivity can be modified in accordance with a control signal applied to a control electrode. This structure allows an application in which an electrical connection can be created between the two active terminals, with the control of the connection being effected using a separate terminal or terminals. Accordingly, the resistance of the heater element can be increased independently from the resistance of the path between the two active terminals. This allows the use of smaller heater elements thus requiring less current to create the same amount of Joule heating per unit area. The resistance of the heating element does not impact the total resistance of the phase change device.Type: GrantFiled: June 7, 2007Date of Patent: July 16, 2013Assignee: Agate Logic, Inc.Inventors: Louis Charles Kordus, II, Antonietta Oliva, Narbeh Derharcobian, Vei-Han Chan
-
Patent number: 8487291Abstract: Programmable metallization memory cells having an active electrode, an opposing inert electrode and a variable resistive element separating the active electrode from the inert electrode. The variable resistive element includes a plurality of alternating solid electrolyte layers and electrically conductive layers. The electrically conductive layers electrically couple the active electrode to the inert electrode in a programmable metallization memory cell. Methods to form the same are also disclosed.Type: GrantFiled: January 30, 2009Date of Patent: July 16, 2013Assignee: Seagate Technology LLCInventors: Nurul Amin, Insik Jin, Wei Tian, Andrew James Wirebaugh, Venugopalan Vaithyanathan, Ming Sun
-
Patent number: 8486752Abstract: A phase change memory device includes a semiconductor substrate having an impurity region and an interlayer dielectric applying a tensile stress formed on the semiconductor substrate and having contact holes exposing the impurity region. Switching elements are formed in the contact holes; and sidewall spacers interposed between the switching elements and the interlayer dielectric and formed as a dielectric layer applying a compressive stress.Type: GrantFiled: November 18, 2010Date of Patent: July 16, 2013Assignee: Hynix Semiconductor Inc.Inventor: Heon Yong Chang
-
Patent number: 8487290Abstract: A method for fabricating an RRAM is provided. First, a bottom electrode is formed. A resistive layer is formed on the bottom electrode. A top electrode is then formed on the resistive layer, wherein the top electrode is selected from the group consisting of indium tin oxide (ITO) and indium zinc oxide (IZO). Finally, the top electrode is irradiated with UV light.Type: GrantFiled: November 27, 2008Date of Patent: July 16, 2013Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih, Kou-Chen Liu
-
Patent number: 8487288Abstract: A memory device comprising a first electrode, a second electrode, metal-chalcogenide material between the first and second electrodes and chalcogenide glass between the first and second electrodes. The chalcogenide glass comprises a material with the chemical formula AxB100-x, wherein A is a non-chalcogenide component and B is a chalcogenide component, and A has a bonding affinity for B relative to homopolar bonds of A. The memory device further comprises a conducting channel in the chalcogenide glass comprising bonds formed between A and a component of the metal chalcogenide material.Type: GrantFiled: July 18, 2011Date of Patent: July 16, 2013Assignee: Micron Technology, Inc.Inventor: Kristy A. Campbell
-
Publication number: 20130170281Abstract: A variable resistance memory device includes a semiconductor substrate having an active area defined by an isolation layer extending in one direction, a gate line extending in another direction crossing the isolation layer through the isolation layer and the active area, a protective layer located over the gate line, a contact plug positioned in a partially removed space of the active area between the protective layers, and a variable resistance pattern coupled to a part of the contact plug.Type: ApplicationFiled: August 27, 2012Publication date: July 4, 2013Inventors: Seok-Pyo Song, Sung-Woong Chung, Su-Ock Chung, Dong-Joon Kim
-
Publication number: 20130168628Abstract: A variable resistance memory device includes a first trench extending in a first direction formed in a first insulation layer, a first conductive layer in the first trench, a protective layer over the first conductive layer in the first trench, a second insulation layer over the first insulation layer and the protective layer, a second trench formed in the second insulation layer and extending in a second direction that crosses the first direction, a gap formed in the protective layer exposing the first conductive layer at an intersection between the first trench and the second trench, a variable resistance layer positioned in the gap and coupled to the first conductive layer, and a second conductive layer formed in the second trench and coupled to the variable resistance layer.Type: ApplicationFiled: August 27, 2012Publication date: July 4, 2013Inventor: Sang Min HWANG
-
Publication number: 20130170278Abstract: A resistive random access memory (RRAM) cell including a first electrode, a second electrode, and a plurality of repeated sets of layers is provided. Each of the sets of layers includes a resistance-changing layer, a barrier layer, and an ionic exchange layer between the resistance-changing layer and the barrier layer, wherein a thickness of each of the resistance-changing layer, the barrier layer and the ionic exchange layer exceeds a Fermi wavelength, and the thickness each of the resistance-changing layer and ionic exchange layer are less than an electron mean free path. Further, a RRAM module including the aforesaid RRAM cell and a switch is also provided.Type: ApplicationFiled: December 28, 2011Publication date: July 4, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Frederick T. Chen, Heng-Yuan Lee, Yu-Sheng Chen
-
Patent number: 8466044Abstract: Memory cells, and methods of forming such memory cells, are provided that include a carbon-based reversible resistivity switching material. In particular embodiments, methods in accordance with this invention form a memory cell by forming a carbon-based reversible resistance-switching material above a substrate, forming a carbon nitride layer above the carbon-based reversible resistance-switching material, and forming a barrier material above the carbon nitride layer using an atomic layer deposition process. Other aspects are also provided.Type: GrantFiled: August 5, 2009Date of Patent: June 18, 2013Assignee: SanDisk 3D LLCInventor: Huiwen Xu
-
Patent number: 8466445Abstract: The invention is related to methods and apparatus for providing a resistance variable memory element with improved data retention and switching characteristics. According to an embodiment of the invention a resistance variable memory element is provided having at least one silver-selenide layer in between glass layers, wherein at least one of the glass layers is a chalcogenide glass, preferably having a GexSe100-x composition.Type: GrantFiled: November 23, 2011Date of Patent: June 18, 2013Assignee: Micron Technology, Inc.Inventors: Kristy A. Campbell, John T. Moore
-
Publication number: 20130146833Abstract: Resistive memory cells having a plurality of heaters and methods of operating and forming the same are described herein. As an example, a resistive memory cell may include a resistance variable material located between a first electrode and a second electrode, a first heater coupled to a first portion of the resistance variable material, a second heater coupled to a second portion of the resistance variable material, a third heater coupled to a third portion of resistance variable material, and a conductive material coupled to the first, second, and third heaters.Type: ApplicationFiled: December 9, 2011Publication date: June 13, 2013Applicant: Micron Technology, Inc.Inventors: Ugo Russo, Andrea Redaelli
-
Patent number: 8462539Abstract: A resistive memory element that includes an element body and at least a pair of electrodes opposed to each other with at least a portion of the element body interposed therebetween. The element body is made of an oxide semiconductor which has a composition represented by the general formula: (Ba1-xSrx)Ti1-yMyO3 (wherein M is at least one from among Mn, Fe, and Co; 0?x?1.0; and 0.005?y?0.05). The first electrode of the pair of electrodes is made of a material which can form a Schottky barrier which can develop a rectifying property and resistance change characteristics in an interface region between the first electrode and the element body. The second electrode is made of a material which provides a more ohmic junction to the element body as compared with the first electrode.Type: GrantFiled: August 18, 2011Date of Patent: June 11, 2013Assignee: Murata Manufacturing Co., Ltd.Inventor: Sakyo Hirose
-
Patent number: 8455855Abstract: Some embodiments include apparatus and methods having a memory cell with a first electrode, a second electrode, and a dielectric located between the first and second electrodes. The dielectric may be configured to allow the memory cell to form a conductive path in the dielectric from a portion of a material of the first electrode to represent a first value of information stored in the memory cell. The dielectric may also be configured to allow the memory cell to break the conductive path to represent a second value of information stored in the memory cell.Type: GrantFiled: January 12, 2009Date of Patent: June 4, 2013Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8455853Abstract: A method includes forming an electrical insulator material over an integrated circuit having a metal-containing conductive interconnect and activating a dopant in a semiconductor material of a substrate to provide a doped region. The doped region provides a junction of opposite conductivity types. After activating the dopant, the substrate is bonded to the insulator material and at least some of the substrate is removed where bonded to the insulator material. After the removing, a memory cell is formed having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series, the access diode containing the junction as a p-n junction. A memory device includes an adhesion material over the insulator material and bonding the word line to the insulator material.Type: GrantFiled: April 9, 2012Date of Patent: June 4, 2013Assignee: Micron Technology, Inc.Inventors: Jun Liu, Gurtej S. Sandhu
-
Publication number: 20130134371Abstract: A phase-change random access memory (PCRAM) device includes a semiconductor substrate; switching elements formed on the semiconductor substrate; a plurality of phase-change structures formed on the switching elements; and heat absorption layers buried between the plurality of phase-change structures, wherein the plurality of phase-change structures are insulated from the heat absorption layers.Type: ApplicationFiled: June 6, 2012Publication date: May 30, 2013Inventor: Nam Kyun PARK
-
Patent number: 8450709Abstract: According to one embodiment a first variable resistance layer which is arranged between a second electrode and a first electrode and in which a first conductive filament is capable of growing based on metal supplied from the second electrode, and an n-th variable resistance layer which is arranged between an n-th electrode and an (n+1)-th electrode and in which an n-th conductive filament whose growth rate is different from the first conductive filament is capable of growing based on metal supplied from the (n+1)-th electrode are included, a configuration in which a plurality of conductive filaments is electrically connected in series between the first electrode layer and the (n+1)-th electrode layer is included, and a resistance is changed in a stepwise manner.Type: GrantFiled: March 21, 2011Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Haruka Kusai, Shosuke Fujii, Yasushi Nakasaki
-
Patent number: 8450715Abstract: According to one embodiment, a nonvolatile memory device includes a plurality of nonvolatile memory elements each of that includes a resistance change film. The resistance change film is capable of recording information by transitioning between a plurality of states having different resistances in response to at least one of a voltage applied to the resistance change film or a current passed through the resistance change film, and the resistance change film includes an oxide containing at least one element selected from the group consisting of Hf, Zr, Ni, Ta, W, Co, Al, Fe, Mn, Cr, and Nb. An impurity element contained in the resistance change film is at least one element selected from the group consisting of Mg, Ca, Sr, Ba, Sc, Y, La, V, Ta, B, Ga, In, Tl, C, Si, Ge, Sn, Pb, N, P, As, Sb, Bi, S, Se, and Te, and the impurity element has an absolute value of standard Gibbs energy of oxide formation larger than an absolute value of standard Gibbs energy of oxide formation of the element contained in the oxide.Type: GrantFiled: September 16, 2010Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kensuke Takano, Katsuyuki Sekine, Yoshio Ozawa, Ryota Fujitsuka, Mitsuru Sato
-
Patent number: 8450714Abstract: According to one embodiment, a semiconductor memory device includes a first conductive line, a second conductive line, a cell unit, a silicon nitride film, and an insulating film. The first conductive line extends in a first direction. The second conductive line extends in a second direction crossing the first direction. The cell unit includes a phase-change film and a diode including a p-type semiconductor layer and an n-type semiconductor layer. The cell unit is connected in series between the first conductive line and the second conductive line. The silicon nitride film is formed on a side surface of the phase-change film. The insulating film is formed on a side surface of the diode and has a smaller amount of charge trapping than the silicon nitride film.Type: GrantFiled: September 10, 2010Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Nobuaki Yasutake
-
Publication number: 20130126822Abstract: Some embodiments include methods of forming memory cells. A stack includes ovonic material over an electrically conductive region. The stack is patterned into rails that extend along a first direction. The rails are patterned into pillars. Electrically conductive lines are formed over the ovonic material. The electrically conductive lines extend along a second direction that intersects the first direction. The electrically conductive lines interconnect the pillars along the second direction. Some embodiments include a memory array having first electrically conductive lines extending along a first direction. The lines contain n-type doped regions of semiconductor material. Pillars are over the first conductive lines and contain mesas of the n-type doped regions together with p-type doped regions and ovonic material. Second electrically conductive lines are over the ovonic material and extend along a second direction that intersects the first direction.Type: ApplicationFiled: November 17, 2011Publication date: May 23, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Fabio Pellizzer, Roberto Bez, Lorenzo Fratin
-
Publication number: 20130126815Abstract: A semiconductor device and a method of fabricating the same are provided. The semiconductor device includes a semiconductor substrate in which a word line region is formed, and a barrier metal layer arranged on the word line region and causing a Schottky junction. The barrier metal layer includes a first nitride material, in which a first material is nitrified, and a second nitride material, in which a second material is nitrified. The barrier metal layer is formed of a mixture of the first nitride material and the second nitride material. At least one of the first material or the second material is rich in a metal used to form the first nitride material or the second nitride material.Type: ApplicationFiled: August 30, 2012Publication date: May 23, 2013Inventors: Jin Hyock KIM, Keun Lee, Young Seok Kwon
-
Publication number: 20130128649Abstract: Memory cells are disclosed, which cells include a cell material and an ion-source material over the cell material. A discontinuous interfacial material is included between the cell material and the ion-source material. Also disclosed are fabrication methods and semiconductor devices including the disclosed memory cells.Type: ApplicationFiled: November 17, 2011Publication date: May 23, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Timothy A. Quick, Eugene P. Marsh, Stefan Uhlenbrock, Chet E. Carter, Scott E. Sills
-
Publication number: 20130126816Abstract: Some embodiments include methods of forming memory cells. A series of rails is formed to include bottom electrode contact material. Sacrificial material is patterned into a series of lines that cross the series of rails. A pattern of the series of lines is transferred into the bottom electrode contact material. At least a portion of the sacrificial material is subsequently replaced with top electrode material. Some embodiments include memory arrays that contain a second series of electrically conductive lines crossing a first series of electrically conductive lines. Memory cells are at locations where the electrically conductive lines of the second series overlap the electrically conductive lines of the first series. First and second memory cell materials are within the memory cell locations. The first memory cell material is configured as planar sheets and the second memory cell material is configured as upwardly-opening containers.Type: ApplicationFiled: November 17, 2011Publication date: May 23, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, Scott E. Sills, John K. Zahurak
-
Publication number: 20130126812Abstract: Some embodiments include integrated devices, such as memory cells. The devices may include chalcogenide material, an electrically conductive material over the chalcogenide material, and a thermal sink between the electrically conductive material and the chalcogenide material. The thermal sink may be of a composition that includes an element in common with the electrically conductive material and includes an element in common with the chalcogenide material. Some embodiments include a method of forming a memory cell. Chalcogenide material may be formed over heater material. Electrically conductive material may be formed over the chalcogenide material. A thermal sink may be formed between the electrically conductive material and the chalcogenide material. The thermal sink may be of a composition that includes an element in common with the electrically conductive material and includes an element in common with the chalcogenide material.Type: ApplicationFiled: November 17, 2011Publication date: May 23, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Andrea Redaelli, Ugo Russo, Agostino Pirovano, Simone Lavizzari
-
Publication number: 20130126814Abstract: According to example embodiments, there is provided a semiconductor device including a substrate and an isolation layer structure. The substrate includes an active region having an upper active pattern and a lower active pattern on the upper active pattern. The active region has a first aspect ratio larger than about 13:1 and a second aspect ratio smaller than about 13:1. The first aspect ratio is defined as a ratio of a sum of heights of the upper active pattern and the lower active pattern with respect to a width of the upper active pattern. The second aspect ratio is defined as a ratio of the sum of the heights of the upper active pattern and the lower active pattern with respect to a width of the lower active pattern. The isolation layer structure is adjacent to the active region.Type: ApplicationFiled: July 9, 2012Publication date: May 23, 2013Inventors: Dae-Won Kim, Yong-Kwan Kim
-
Patent number: 8446752Abstract: An electronic device that includes a first programmable metallization cell (PMC) that includes an active electrode; an inert electrode; and a solid electrolyte layer disposed between the active electrode and the inert electrode; and a second PMC that includes an active electrode; an inert electrode; and a solid electrolyte layer disposed between the active electrode and the inert electrode, wherein the first and second PMCs are electrically connected in anti-parallel.Type: GrantFiled: July 6, 2009Date of Patent: May 21, 2013Assignee: Seagate Technology LLCInventors: Ming Sun, Nurul Amin, Insik Jin, Young Pil Kim, Chulmin Jung, Venugopalan Vaithyanathan, Wei Tian, Hai Li