Switching Materials Being Oxides Or Nitrides (epo) Patents (Class 257/E45.003)
-
Publication number: 20130214232Abstract: Embodiments of the invention include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. The electrical properties of the current limiting component are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element of the nonvolatile memory device. In some embodiments, the current limiting component comprises a varistor that is a current limiting material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: ApplicationFiled: February 17, 2012Publication date: August 22, 2013Applicant: Intermolecular, Inc.Inventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Publication number: 20130214236Abstract: A single TiON film is used to form a ReRAM device by varying the oxygen and nitrogen content throughout the device to form the electrodes and switching layer. A ReRAM device that can be formed in a single deposition chamber is also disclosed. The ReRAM device can be formed by forming a first titanium nitride layer, forming atitanium oxynitride-titanium oxide-titanium oxynitride layer, and then forming a second titanium nitride.Type: ApplicationFiled: February 16, 2012Publication date: August 22, 2013Applicant: Intermolecular, Inc.Inventors: Nan Lu, Chien-Lan Hsueh
-
Publication number: 20130214231Abstract: A resistive memory device having an in-situ nitride initiation layer is disclosed. The nitride initiation layer is formed above the first electrode, and the metal oxide switching layer is formed above the nitride initiation layer to prevent oxidation of the first electrode. The nitride initiation layer may be a metal nitride layer that is formed by atomic layer deposition in the same chamber in which the metal oxide switching layer is formed. The nitride initiation layer and metal oxide switching layer may alternatively be formed in a chemical vapor deposition (CVD) chamber or a physical vapor deposition (PVD) chamber.Type: ApplicationFiled: February 16, 2012Publication date: August 22, 2013Applicant: Intermolecular, Inc.Inventor: Albert Lee
-
Patent number: 8513639Abstract: The present invention discloses a resistive-switching memory and the fabrication method thereof. The resistive-switching memory comprises a substrate, a top electrode, a bottom electrode, and a resistive-switching material interposed between the top and bottom electrodes, wherein the central portion of the bottom electrode protrudes upwards to form a peak shape, and the top electrode is in a plate shape. The peak structure of the bottom electrode reduces power consumption of the device. The fabrication method thereof comprises forming peak structures on the surface of the substrate by means of corrosion, and then growing bottom electrodes thereon to form bottom electrodes having peak shapes, and depositing resistive-switching material and top electrodes. The entire fabrication process is simple, and high integration degree of the device can be achieved.Type: GrantFiled: April 12, 2011Date of Patent: August 20, 2013Assignee: Peking UniversityInventors: Yimao Cai, Ru Huang, Yangyuan Wang, Yinglong Huang
-
Publication number: 20130200325Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has an improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. In one embodiment, the current limiting component comprises a resistive material that is configured to improve the switching performance and lifetime of the resistive switching memory element. The electrical properties of the current limiting layer are configured to lower the current flow through the variable resistance layer during the logic state programming steps (i.e., “set” and “reset” steps) by adding a fixed series resistance in the resistive switching memory element found in the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel nitride that is a current limiting material that is disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: ApplicationFiled: February 7, 2012Publication date: August 8, 2013Applicant: Intermolecular, Inc.Inventors: Mihir Tendulkar, Yun Wang
-
Publication number: 20130200324Abstract: Embodiments of the invention include nonvolatile memory elements and memory devices comprising the nonvolatile memory elements. Methods for forming the nonvolatile memory elements are also disclosed. The nonvolatile memory element comprises a first electrode layer, a second electrode layer, and a plurality of layers of an oxide disposed between the first and second electrode layers. One of the oxide layers has linear resistance and substoichiometric composition, and the other oxide layer has bistable resistance and near-stoichiometric composition. Preferably, the sum of the two oxide layer thicknesses is between about 20 ? and about 100 ?, and the oxide layer with bistable resistance has a thickness between about 25% and about 75% of the total thickness. In one embodiment, the oxide layers are formed using reactive sputtering in an atmosphere with controlled flows of argon and oxygen.Type: ApplicationFiled: February 7, 2012Publication date: August 8, 2013Applicant: Intermolecular, Inc.Inventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Yun Wang, Hong Sheng Yang
-
Publication number: 20130200323Abstract: A nonvolatile memory element is disclosed comprising a first electrode, a near-stoichiometric metal oxide memory layer having bistable resistance, and a second electrode in contact with the near-stoichiometric metal oxide memory layer. At least one electrode is a resistive electrode comprising a sub-stoichiometric transition metal nitride or oxynitride, and has a resistivity between 0.1 and 10 ? cm. The resistive electrode provides the functionality of an embedded current-limiting resistor and also serves as a source and sink of oxygen vacancies for setting and resetting the resistance state of the metal oxide layer. Novel fabrication methods for the second electrode are also disclosed.Type: ApplicationFiled: February 7, 2012Publication date: August 8, 2013Applicant: Intermolecular, Inc.Inventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Yun Wang, Hong Sheng Yang
-
Patent number: 8502187Abstract: A resistive switching memory element including a doped silicon electrode is described, including a first electrode comprising doped silicon having a first work function, a second electrode having a second work function that is different from the first work function by between 0.1 and 1.0 electron volts (eV), a metal oxide layer between the first electrode and the second electrode, the metal oxide layer switches using bulk-mediated switching and has a bandgap of greater than 4 eV, and the memory element switches from a low resistance state to a high resistance state and vice versa.Type: GrantFiled: April 24, 2012Date of Patent: August 6, 2013Assignee: Intermolecular, Inc.Inventors: Prashant Phatak, Tony Chiang, Michael Miller, Wen Wu
-
Patent number: 8502343Abstract: A nanoelectric memristor device includes a first electrode and a layer of oxygen-vacancy-rich metal oxide deposited upon a surface of the first electrode. A layer of oxygen-rich/stochiometric metal oxide is deposited upon a surface of the oxygen-vacancy-rich metal oxide layer that is opposite from said first electrode. At least one of the oxygen-vacancy-rich metal oxide and oxygen-rich/stochiometric metal oxide layers is doped with one of a magnetic and a paramagnetic material. A second electrode is adjacent to a surface of the oxygen-rich/stochiometric metal oxide layer that is opposite from the oxygen-rich/stochiometric metal oxide layer.Type: GrantFiled: November 17, 2011Date of Patent: August 6, 2013Assignee: The University of ToledoInventors: Rashmi Jha, Jorhan Ordosgoitti, Branden Long
-
Publication number: 20130193400Abstract: Some embodiments include memory cell structures. The structures include a vertical transistor having a bottom source/drain region electrically coupled to a first access/sense line, and having a gate comprised by a second access/sense line. The structures also include programmable material over the vertical transistor and electrically coupled with a top source/drain region of the vertical transistor, with the programmable material having at least two compositionally different regions. The structures also include an electrically conductive material over and directly against the programmable material. Some embodiments include memory arrays.Type: ApplicationFiled: January 27, 2012Publication date: August 1, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Gurtej S. Sandhu, John K. Zahurak
-
Publication number: 20130187116Abstract: Disclosed herein is an RRAM device with free-forming conductive filament(s), and various methods of making such an RRAM device. In one example, a device disclosed herein includes a first electrode, a second electrode positioned above the first electrode and a variable resistance material positioned between the first and second electrodes, wherein the variable resistance material is a metal oxide with a plurality of metal nano-crystals embedded therein.Type: ApplicationFiled: January 19, 2012Publication date: July 25, 2013Applicant: GLOBALFOUNDRIES SINGAPORE PTE LTDInventors: Shyue Seng Tan, Wei Zhu, Tu Pei Chen
-
Publication number: 20130187114Abstract: A non-volatile memory device includes a plurality of non-volatile memory cells. Each of the non-volatile memory cells includes a first electrode, a diode steering element, a storage element located in series with the diode steering element, a second electrode, and a nano-rail electrode having a width of 15 nm or less.Type: ApplicationFiled: January 23, 2012Publication date: July 25, 2013Applicant: SanDisk 3D LLCInventors: James K. Kai, Henry Chien, George Matamis, Vinod R. Purayath
-
Publication number: 20130187117Abstract: Some embodiments include memory cells which contain, in order; a first electrode material, a first metal oxide material, a second metal oxide material, and a second electrode material. The first metal oxide material has at least two regions which differ in oxygen concentration relative to one another. One of the regions is a first region and another is a second region. The first region is closer to the first electrode material than the second region, and has a greater oxygen concentration than the second region. The second metal oxide material includes a different metal than the first metal oxide material. Some embodiments include methods of forming memory cells in which oxygen is substantially irreversibly transferred from a region of a metal oxide material to an oxygen-sink material. The oxygen transfer creates a difference in oxygen concentration within one region of the metal oxide material relative to another.Type: ApplicationFiled: January 20, 2012Publication date: July 25, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Gurtej S. Sandhu, Bhaskar Srinivasan
-
Publication number: 20130187112Abstract: According to one embodiment, a second electrode layer is formed on first structures where a first electrode layer and a first memory cell layer sequentially stacked above a substrate are patterned in a line-and-space shape extending in a first direction and a first interlayer insulating film embedded between the first structures. Etching is performed from the second electrode layer to a predetermined position in an inner portion of the first memory cell layer by using a first mask layer having a line-and-space pattern extending in a second direction, so that a first trench is formed. A first modifying film is formed on a side surface of the first trench, anisotropic etching is performed on the first memory cell layer by using the first mask layer, and after that, isotropic etching is performed.Type: ApplicationFiled: September 11, 2012Publication date: July 25, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Takuji KUNIYA
-
Patent number: 8487294Abstract: A nanostructure quick-switch memristor includes an upper electrode, a lower electrode and three layers of nanomembrane provided between the upper electrode and the lower electrode. The three layers of nanomembrane consist of an N-type semiconductor layer, a neutral semiconductor layer on the N-type semiconductor layer, and a P-type semiconductor layer on the neutral semiconductor layer. The nanostructure quick-switch memristor of the present invention has the quick switching speed, simple manufacturing method, and low manufacturing cost.Type: GrantFiled: June 30, 2010Date of Patent: July 16, 2013Assignee: Heilongjiang UniversityInventors: Dianzhong Wen, Xiaohui Bai
-
Patent number: 8487289Abstract: An electrically actuated device includes a reactive metal layer, a first electrode established in contact with the reactive metal layer, an insulating material layer established in contact with the first electrode or the reactive metal layer, an active region established on the insulating material layer, and a second electrode established on the active region. A conductive nano-channel is formed through a thickness of the insulating material layer.Type: GrantFiled: October 6, 2010Date of Patent: July 16, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, Minxian Max Zhang, Gilberto Medeiros Ribeiro
-
Publication number: 20130168630Abstract: Some embodiments include memory structures having a diode over a memory cell. The memory cell can include programmable material between a pair of electrodes, with the programmable material containing a multivalent metal oxide directly against a high-k dielectric. The diode can include a first diode electrode directly over one of the memory cell electrodes and electrically coupled with the memory cell electrode, and can include a second diode electrode laterally outward of the first diode electrode and not directly over the memory cell. Some embodiments include memory arrays comprising the memory structures, and some embodiments include methods of making the memory structures.Type: ApplicationFiled: December 29, 2011Publication date: July 4, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: D. V. Nirmal Ramaswamy, Mark S. Korber
-
Publication number: 20130153846Abstract: A self-aligning stacked memory cell array structure and method for fabricating such structure. The memory cell array includes a stack of memory cells disposed adjacent to opposing sides of a conductive line that is formed within a trench. The memory cells are stacked such that the memory element surface of each memory cell forms a portion of the sidewall of the conductive line. The conductive line is formed within the trench such that electrical contact is made across the entire memory element surface of each memory cell. Such structure and method for making such structure is a self-aligning process that does not require the use of any additional masks.Type: ApplicationFiled: December 19, 2011Publication date: June 20, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chih CHIEN, Ming-Hsiu Lee, Shih-Hung Chen
-
Publication number: 20130153845Abstract: A nonvolatile resistive memory element has a novel variable resistance layer that includes a metal nitride, a metal oxide-nitride, a two-metal oxide-nitride, or a multilayer stack thereof. One method of forming the novel variable resistance layer comprises an interlayer deposition procedure, in which metal oxide layers are interspersed with metal nitride layers and then converted into a substantially homogeneous layer by an anneal process. Another method of forming the novel variable resistance layer comprises an intralayer deposition procedure, in which various ALD processes are sequentially interleaved to form a metal oxide-nitride layer. Alternatively, a metal oxide is deposited, nitridized, and annealed to form the variable resistance layer or a metal nitride is deposited, oxidized, and annealed to form the variable resistance layer.Type: ApplicationFiled: December 16, 2011Publication date: June 20, 2013Applicant: Intermolecular, Inc.Inventors: Yun Wang, Tony P. Chiang, Imran Hashim
-
Patent number: 8465996Abstract: This disclosure provides a method of fabricating a semiconductor device layer and associated memory cell structures. By performing a surface treatment process (such as ion bombardment) of a semiconductor device layer to create defects having a deliberate depth profile, one may create multistable memory cells having more consistent electrical parameters. For example, in a resistive-switching memory cell, one may obtain a tighter distribution of set and reset voltages and lower forming voltage, leading to improved device yield and reliability. In at least one embodiment, the depth profile is selected to modulate the type of defects and their influence on electrical properties of a bombarded metal oxide layer and to enhance uniform defect distribution.Type: GrantFiled: August 23, 2012Date of Patent: June 18, 2013Assignee: Intermolecular, Inc.Inventors: Michael Miller, Prashant Phatak, Tony Chiang, Xiyang Chen, April Schricker, Tanmay Kumar
-
Patent number: 8466032Abstract: Systems and methods are disclosed to form a resistive random access memory (RRAM) by forming a first metal electrode layer; depositing an insulator above the metal electrode layer and etching the insulator to expose one or more metal portions; depositing a Pr1-XCaXMnO3 (PCMO) layer above the insulator and the metal portions, wherein X is between approximately 0.3 and approximately 0.5, to form one or more self-aligned RRAM cells above the first metal electrode; and depositing a second metal electrode layer above the PCMO layer.Type: GrantFiled: December 27, 2012Date of Patent: June 18, 2013Assignee: 4D-S, Ltd.Inventor: Makoto Nagashima
-
Patent number: 8466446Abstract: Embodiments of the invention generally relate to nonvolatile memory devices, such as a ReRAM cells, and methods for manufacturing such memory devices, which includes optimized, atomic layer deposition (ALD) processes for forming metal oxide film stacks. The metal oxide film stacks contain a metal oxide coupling layer disposed on a metal oxide host layer, each layer having different grain structures/sizes. The interface disposed between the metal oxide layers facilitates oxygen vacancy movement. In many examples, the interface is a misaligned grain interface containing numerous grain boundaries extending parallel to the electrode interfaces, in contrast to the grains in the bulk film extending perpendicular to the electrode interfaces. As a result, oxygen vacancies are trapped and released during switching without significant loss of vacancies.Type: GrantFiled: September 12, 2012Date of Patent: June 18, 2013Assignee: Intermolecular, Inc.Inventors: Yun Wang, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Tony Chiag
-
Patent number: 8461564Abstract: Memory devices based on tungsten-oxide memory regions are described, along with methods for manufacturing and methods for programming such devices. The tungsten-oxide memory region can be formed by oxidation of tungsten material using a non-critical mask, or even no mask at all in some embodiments. A memory device described herein includes a bottom electrode and a memory element on the bottom electrode. The memory element comprises at least one tungsten-oxygen compound and is programmable to at least two resistance states. A top electrode comprising a barrier material is on the memory element, the barrier material preventing movement of metal-ions from the top electrode into the memory element.Type: GrantFiled: August 12, 2010Date of Patent: June 11, 2013Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai
-
Patent number: 8456891Abstract: A nonvolatile memory cell includes first and second electrodes and a data storage layer extending between the first and second electrodes. An oxygen diffusion barrier layer is provided, which extends between the data storage layer and the first electrode. An oxygen gettering layer is also provided, which extends between the oxygen diffusion barrier layer and the data storage layer. The oxygen diffusion barrier layer includes aluminum oxide, the oxygen gettering layer includes titanium, the data storage layer includes a metal oxide, such as magnesium oxide, and at least one of the first and second electrodes includes a material selected from a group consisting of tungsten, polysilicon, aluminum, titanium nitride silicide and conductive nitrides.Type: GrantFiled: June 1, 2011Date of Patent: June 4, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: In-gyu Baek, Myung-jong Kim, Yong-ho Ha
-
Publication number: 20130134376Abstract: Atomic layer deposition (ALD) can be used to form a dielectric layer of zirconium oxide for use in a variety of electronic devices. Forming the dielectric layer includes depositing zirconium oxide using atomic layer deposition. A method of atomic layer deposition to produce a metal-rich metal oxide comprises the steps of providing a silicon substrate in a reaction chamber, pulsing a zirconium precursor for a predetermined time to deposit a first layer, and oxidizing the first layer with water vapor to produce the metal-rich metal oxide. The metal-rich metal oxide has superior properties for non-volatile resistive-switching memories.Type: ApplicationFiled: November 29, 2011Publication date: May 30, 2013Applicant: Intermolecular, Inc.Inventors: Jinhong Tong, Vidyut Gopal, Imran Hashim, Randall Higuchi, Albert Lee
-
Publication number: 20130134373Abstract: A nonvolatile resistive memory element has a novel variable resistance layer comprising one or more rare-earth oxides. The rare-earth oxide has a high k value, a high bandgap energy, and the ability to maintain an amorphous structure after thermal anneal processes. Thus, the novel variable resistance layer facilitates improved switching performance and reliability of the resistive memory element.Type: ApplicationFiled: November 28, 2011Publication date: May 30, 2013Applicant: Intermolecular, Inc.Inventors: Yun Wang, Imran Hashim, Tony Chiang
-
Patent number: 8450709Abstract: According to one embodiment a first variable resistance layer which is arranged between a second electrode and a first electrode and in which a first conductive filament is capable of growing based on metal supplied from the second electrode, and an n-th variable resistance layer which is arranged between an n-th electrode and an (n+1)-th electrode and in which an n-th conductive filament whose growth rate is different from the first conductive filament is capable of growing based on metal supplied from the (n+1)-th electrode are included, a configuration in which a plurality of conductive filaments is electrically connected in series between the first electrode layer and the (n+1)-th electrode layer is included, and a resistance is changed in a stepwise manner.Type: GrantFiled: March 21, 2011Date of Patent: May 28, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Haruka Kusai, Shosuke Fujii, Yasushi Nakasaki
-
Patent number: 8450713Abstract: A three-dimensional memory cell array of memory cells with two terminals having a variable resistive element is formed such that: one ends of memory cells adjacent in Z direction are connected to one of middle selection lines extending in Z direction aligned in X and Y directions; the other ends of the memory cells located at the same point in Z direction are connected to one of third selection lines aligned in Z direction; a two-dimensional array where selection transistors are aligned in X and Y directions is adjacent to the memory cell array in Z direction; gates of selection transistors adjacent in X direction, drains of selection transistors adjacent in Y direction and sources of selection transistors are connected to same first selection line, second selection line, and different middle selection lines, respectively; and first, second and third selection lines are connected to X, Y and Z decoders, respectively.Type: GrantFiled: February 26, 2010Date of Patent: May 28, 2013Assignee: Sharp Kabushiki KaishaInventors: Nobuyoshi Awaya, Yoshiji Ohta, Yoshiaki Tabuchi
-
Publication number: 20130126819Abstract: The present invention relates to resistive memory devices incorporating therein vertical selection transistors and methods for making the same. A memory device comprises a semiconductor substrate having a first type conductivity and a plurality of parallel trenches therein; a plurality of parallel common source lines having a second type conductivity opposite to the first type conductivity formed in the trench bottoms; a plurality of parallel gate electrodes formed on the trench sidewalls with a gate dielectric layer interposed therebetween, the gate electrodes being lower in height than the trench sidewalls; and a plurality of drain regions having the second type conductivity formed in top regions of the trench sidewalls, at least two of the drain regions being formed in each of the trench sidewalls and sharing a respective common channel formed in the each of the trench sidewalls and a respective one of the source lines.Type: ApplicationFiled: April 4, 2012Publication date: May 23, 2013Inventors: Kimihiro Satoh, Yiming Huai, Jing Zhang
-
Publication number: 20130130464Abstract: In some embodiments, the present invention discloses plasma processing at interfaces of an ALD metal oxide film with top and bottom electrodes to improve the ReRAM device characteristics. The interface processing can comprise an oxygen inhibitor step with a bottom polysilicon electrode to prevent oxidation of the polysilicon layer, enhancing the electrical contact of the metal oxide film with the polysilicon electrode. The interface processing can comprise an oxygen enrichment step with a top metal electrode to increase the resistivity of the metal oxide layer, providing an integrated current limiter layer.Type: ApplicationFiled: November 22, 2011Publication date: May 23, 2013Applicant: Intermolecular, Inc.Inventors: Albert Lee, Chi-I Lang
-
Publication number: 20130126818Abstract: Resistive random access memory (RRAM) using stacked dielectrics and a method for manufacturing the same are disclosed, where a setting power of only 4 ?W, an ultra-low reset power of 2 nW, good switching uniformity and excellent cycling endurance up to 5×109 cycles were achieved simultaneously. Such record high performances were reached in a Ni/GeOx/nano-crystal-TiO2/TaON/TaN RRAM device, where the excellent endurance is 4˜6 orders of magnitude larger than existing Flash memory. The very long endurance and low switching energy RRAM is not only satisfactory for portable SSD in a computer, but may also create new applications such as being used for a Data Center to replace high power consumption hard discs.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Inventors: Albert Chin, Chun-Hu Cheng
-
Patent number: 8445319Abstract: A nonvolatile memory element comprises a first electrode layer (103), a second electrode (107), and a resistance variable layer (106) which is disposed between the first electrode layer (103) and the second electrode layer (107), a resistance value of the resistance variable layer varying reversibly according to electric signals having different polarities which are applied between the electrodes (103), (107), wherein the resistance variable layer (106) has a first region comprising a first oxygen-deficient tantalum oxide having a composition represented by TaOx (0<x<2.5) and a second region comprising a second oxygen-deficient tantalum oxide having a composition represented by TaOy (x<y<2.5), the first region and the second region being arranged in a thickness direction of the resistance variable layer.Type: GrantFiled: August 8, 2011Date of Patent: May 21, 2013Assignee: Panasonic CorporationInventors: Yoshihiko Kanzawa, Koji Katayama, Satoru Fujii, Shunsaku Muraoka, Koichi Osano, Satoru Mitani, Ryoko Miyanaga, Takeshi Takagi, Kazuhiko Shimakawa
-
Publication number: 20130119340Abstract: This invention proposes a multi-bit resistive-switching memory cell and array thereof. Multiple conduction paths are formed on each memory cell and independent of each other, and each conduction path can be in a high-resistance or low-resistance state, so as to form a multi-bit resistive-switching memory cell. A memory cell array can be formed by arranging a plurality of multi-bit resistive-switching memory cells, and the memory cell array provides a simple, high density, high performance and cost-efficient proposal.Type: ApplicationFiled: January 17, 2012Publication date: May 16, 2013Applicant: NATIONAL CHIAO TUNG UNIVERSITYInventors: TUO-HUNG HOU, SHIH-CHIEH WU
-
Publication number: 20130099187Abstract: A multilayer structure is disclosed that includes a conductive layer, a layer of a negative differential resistance (NDR) material disposed above the conductive layer, a layer M2 disposed above the NDR material, a second layer of NDR material disposed above layer M2, and a conductive layer disposed above the second NDR layer. Layer M2 can include a conductive material interspersed with regions of a dielectric material or a layer of the dielectric material and regions of the conductive material disposed above and below the dielectric material.Type: ApplicationFiled: October 25, 2011Publication date: April 25, 2013Inventors: Matthew D. Pickett, R. Stanley Williams, Gilberto M. Ribeiro, Warren Jackson
-
Publication number: 20130094280Abstract: A semiconductor memory cell including a capacitorless transistor having a floating body configured to store data as charge therein when power is applied to the cell, and a non-volatile memory comprising a bipolar resistive change element, and methods of operating.Type: ApplicationFiled: October 15, 2012Publication date: April 18, 2013Applicant: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Publication number: 20130094278Abstract: A non-volatile memory cell includes a first electrode, a steering element, a metal oxide storage element located in series with the steering element, a dielectric resistor located in series with the steering element and the metal oxide storage element, and a second electrode.Type: ApplicationFiled: July 18, 2012Publication date: April 18, 2013Applicant: SanDisk 3D LLCInventors: Kun Hou, Yung-Tin Chen, Zhida Lan, Huiwen Xu
-
Patent number: 8421048Abstract: An example memory cell may have at least a tunneling region disposed between a conducting region and a metal region, wherein the tunneling region can have at least an active interface regio disposed between a first tunneling barrier and a second tunneling barrier. A high resistive film is formed in the interface region with migration of ions from both the metal and conducting regions responsive to a write current to program the memory cell to a selected resistive state.Type: GrantFiled: July 13, 2009Date of Patent: April 16, 2013Assignee: Seagate Technology LLCInventors: Venugopalan Vaithyanathan, Markus Jan Peter Siegert, Wei Tian, Muralikrishnan Balakrishnan, Insik Jin
-
Patent number: 8405076Abstract: A nonvolatile memory element (100) includes a variable resistance layer (107) including a first metal oxide MOx and a second metal oxide MOy, and reaction energy of chemical reaction related to the first metal oxide, the second metal oxide, oxygen ions, and electrons is 2 eV or less. The chemical reaction is expressed by a formula 13, where a combination (MOx, MOy) of MOx and MOy is selected from a group including (Cr2O3, CrO3), (Co3O4, Co2O3), (Mn3O4, Mn2O3), (VO2, V2O5), (Ce2O3, CeO2), (W3O8, WO3), (Cu2O, CuO), (SnO, SnO2), (NbO2, Nb2O5), and (Ti2O3, TiO2).Type: GrantFiled: February 3, 2010Date of Patent: March 26, 2013Assignee: Panasonic CorporationInventors: Takeki Ninomiya, Takeshi Takagi, Zhiqiang Wei
-
Publication number: 20130071984Abstract: Embodiments of the invention generally relate to nonvolatile memory devices and methods for manufacturing such memory devices. The methods for forming improved memory devices, such as a ReRAM cells, provide optimized, atomic layer deposition (ALD) processes for forming a metal oxide film stack having a metal oxide buffer layer disposed on or over a metal oxide bulk layer. The metal oxide bulk layer contains a metal-rich oxide material and the metal oxide buffer layer contains a metal-poor oxide material. The metal oxide bulk layer is less electrically resistive than the metal oxide buffer layer since the metal oxide bulk layer is less oxidized or more metallic than the metal oxide buffer layer. In one example, the metal oxide bulk layer contains a metal-rich hafnium oxide material and the metal oxide buffer layer contains a metal-poor zirconium oxide material.Type: ApplicationFiled: September 19, 2011Publication date: March 21, 2013Applicant: INTERMOLECULAR, INC.Inventors: Yun Wang, Vidyut Gopal, Imran Hashim, Dipankar Pramanik, Tony Chiang
-
Publication number: 20130071982Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed by depositing a metal-containing material on a silicon-containing material. The metal-containing material may be oxidized to form a resistive-switching metal oxide. The silicon in the silicon-containing material reacts with the metal in the metal-containing material when heat is applied. This forms a metal silicide lower electrode for the nonvolatile memory element. An upper electrode may be deposited on top of the metal oxide. Because the silicon in the silicon-containing layer reacts with some of the metal in the metal-containing layer, the resistive-switching metal oxide that is formed is metal deficient when compared to a stoichiometric metal oxide formed from the same metal.Type: ApplicationFiled: November 13, 2012Publication date: March 21, 2013Applicant: INTERMOLECULAR, INC.Inventor: Intermolecular, Inc.
-
Publication number: 20130069030Abstract: Resistive memory cells including an integrated select device and storage element and methods of forming the same are described herein. As an example, a resistive memory cell can include a select device structure including a Schottky interface, and a storage element integrated with the select device structure such that an electrode corresponding to the Schottky interface serves as a first electrode of the storage element. The storage element can include a storage material formed between the first electrode and a second electrode.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: David H. Wells, D.V. Nirmal Ramaswamy, Kirk D. Prall
-
Publication number: 20130062589Abstract: A resistance change memory includes a first conductive line extending in a first direction, a second conductive line extending in a second direction which is crossed to the first direction, a cell unit including a memory element and a rectification connected in series between the first and second conductive lines, and a control circuit which is connected to both of the first and second conductive lines. The control circuit controls a value of voltage which is applied to the memory element to change a resistance of the memory element reversibly between first and second values. The rectification includes a p-type semiconductor layer, an n-type semiconductor layer and an intrinsic semiconductor layer therebetween. The rectification has a first diffusion prevention area in the intrinsic semiconductor layer.Type: ApplicationFiled: November 9, 2012Publication date: March 14, 2013Inventors: Nobuaki Yasutake, Takeshi Sonehara
-
Publication number: 20130062590Abstract: According to one embodiment, a method for manufacturing a nonvolatile storage device. The device includes a plurality of first conductive layers each extending in a first direction, a plurality of second conductive layers each extending in a second direction and spaced from the first layers, and memory cells each provided between the first layers and the second layers and including a rectifying element including a semiconductor layer, and a variable resistance element stacked with the rectifying element. The method includes a film formation step, a heating step and a patterning step. The film formation step is configured to form a rectifying element material film including an amorphous semiconductor film. The heating step is configured to heat the rectifying element material film. The patterning step is configured to form the rectifying element including the semiconductor layer by patterning the rectifying element material film after the heating step.Type: ApplicationFiled: June 22, 2012Publication date: March 14, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Takeshi SONEHARA, Nobuaki Yasutake
-
Publication number: 20130064002Abstract: A resistance change nonvolatile memory device includes with a first electrode, a resistance change portion provided on the first electrode, and a second electrode provided on the resistance change portion. The resistance change portion is equipped with a resistance change layer provided on the first electrode and undergoing a change in resistance with an applied voltage and a stable layer provided on the resistance change layer and forming a filament. The resistance change layer and the stable layer are made of metal oxides different from each other. The oxide formation energy of the resistance change layer is higher than that of the stable layer. The resistance change layer has such a film thickness as to permit the resistance of the resistance change portion in an Off state to fall within a range determined by the film thickness.Type: ApplicationFiled: July 31, 2012Publication date: March 14, 2013Applicant: Renesas Electronics CorporationInventor: Masayuki TERAI
-
Patent number: 8395928Abstract: A threshold device including a plurality of adjacent tunnel barrier layers that are in contact with one another and are made from a plurality of different dielectric materials is disclosed. A memory plug having first and second terminals includes, electrically in series with the first and second terminals, the threshold device and a memory element that stores data as a plurality of conductivity profiles. The threshold device is operative to impart a characteristic I-V curve that defines current flow through the memory element as a function of applied voltage across the terminals during data operations. The threshold device substantially reduces or eliminates current flow through half-selected or un-selected memory plugs and allows a sufficient magnitude of current to flow through memory plugs that are selected for read and write operations. The threshold device reduces or eliminates data disturb in half-selected memory plugs and increases S/N ratio during read operations.Type: GrantFiled: August 9, 2011Date of Patent: March 12, 2013Assignee: Unity Semiconductor CorporationInventors: Julie Casperson Brewer, Christophe Chevallier, Wayne Kinney, Roy Lambertson, Darrell Rinerson, Lawrence Schloss
-
Patent number: 8394669Abstract: A resistance variable element (100) used in a through-hole cross-point structure memory device, according to the present invention, and a resistance variable memory device including the resistance variable element, includes a substrate (7) and an interlayer insulating layer (3) formed on the substrate, and have a configuration in which a through-hole (4) is formed to penetrate the interlayer insulating layer, a first resistance variable layer (2) comprising transition metal oxide is formed outside the through-hole, a second resistance variable layer (5) comprising transition metal oxide is formed inside the through-hole, the first resistance variable layer is different in resistivity from the second resistance variable layer, and the first resistance variable layer and the second resistance variable layer are in contact with each other only in an opening (20) of the through-hole which is closer to the substrate.Type: GrantFiled: July 12, 2010Date of Patent: March 12, 2013Assignee: Panasonic CorporationInventors: Koji Arita, Takumi Mikawa, Atsushi Himeno, Yoshio Kawashima, Kenji Tominaga
-
Publication number: 20130056701Abstract: A nonvolatile memory element including a resistance variable element configured to reversibly change between a low-resistance state and a high-resistance state in response to electric signals with different polarities; and a current controlling element configured such that when a current flowing when a voltage whose absolute value is a first value which is larger than 0 and smaller than a predetermined voltage value and whose polarity is a first polarity is applied is a first current and a current flowing when a voltage whose absolute value is the first value and whose polarity is a second polarity is applied is a second current, the first current is higher than the second current, and the resistance variable element is connected with the current controlling element such that the first polarity voltage is applied to the current controlling element when the resistance variable element changes from the low-resistance to the high-resistance state.Type: ApplicationFiled: June 21, 2012Publication date: March 7, 2013Applicant: Panasonic CorporationInventors: Takumi Mikawa, Kiyotaka Tsuji, Takashi Okada
-
Patent number: 8389990Abstract: A nonvolatile semiconductor memory device of the present invention includes a substrate (1), first wires (2), memory cells each including a resistance variable element (5) and a portion of a diode element (6), second wires (11) which respectively cross the first wires (2) to be perpendicular to the first wires (2) and each of which contains a remaining portion of the diode element (6), and upper wires (13) formed via an interlayer insulating layer (12), respectively, and the first wires (2) are connected to the upper wires (13) via first contacts (14), respectively, and the second wires (11) are connected to the upper wires (13) via second contacts (15), respectively.Type: GrantFiled: May 31, 2012Date of Patent: March 5, 2013Assignee: Panasonic CorporationInventors: Takumi Mikawa, Yoshio Kawashima, Ryoko Miyanaga
-
Patent number: 8390124Abstract: Provided is a semiconductor device including a substrate, and a first wiring layer, a second wiring layer, and a switch via formed on the substrate. The first wiring layer has first wiring formed therein and the second wiring layer has second wiring formed therein. The switch via connects the first wiring and the second wiring. The switch via includes at least at its bottom a switch element including a resistance change layer. A resistance value of the resistance change layer changes according to a history of an electric field applied thereto.Type: GrantFiled: February 16, 2010Date of Patent: March 5, 2013Assignee: Renesas Electronics CorporationInventors: Naoya Inoue, Yoshihiro Hayashi, Kishou Kaneko
-
Publication number: 20130048937Abstract: Methods for producing RRAM resistive switching elements having reduced forming voltage include doping to create oxygen deficiencies in the dielectric film. Oxygen deficiencies in a dielectric film promote formation of conductive pathways.Type: ApplicationFiled: August 29, 2011Publication date: February 28, 2013Applicant: INTERMOLECULAR, INC.Inventors: Jinhong Tong, Randall Higuchi, Imran Hashim, Vidyut Gopal