Switching Materials Being Oxides Or Nitrides (epo) Patents (Class 257/E45.003)
-
Publication number: 20120025163Abstract: A variable resistance element that can stably perform a switching operation with a property variation being reduced by suppressing a sharp current that accompanies completion of forming process, and a non-volatile semiconductor memory device including the variable resistance element are realized. The non-volatile semiconductor memory device uses the variable resistance element for storing information in which a resistance changing layer is interposed between a first electrode and a second electrode, and a buffer layer is inserted between the first electrode and the resistance changing layer where a switching interface is formed. The buffer layer and the resistance changing layer include n-type metal oxides, and materials of the buffer layer and the resistance changing layer are selected such that energy at a bottom of a conduction band of the n-type metal oxide configuring the buffer layer is lower than that of the n-type metal oxide configuring the resistance changing layer.Type: ApplicationFiled: July 14, 2011Publication date: February 2, 2012Inventors: Junya ONISHI, Shinobu Yamazaki, Kazuya Ishihara, Yushi Inoue, Yukio Tamai, Nobuyoshi Awaya
-
Patent number: 8106375Abstract: Resistance-switching oxide films, and devices therewith, are disclosed. Resistance-switching oxide films, according to certain preferred aspects of the present invention, include at least about 75 atomic percent of an insulator oxide matrix having a conducting material dopant in an amount up to about 25 atomic percent. The matrix and dopant are preferably in solid solution. The insulator oxide matrix may also preferably include about 6 to about 12 atomic percent of a conducting material dopant. According to certain aspects of the present invention, the insulator oxide matrix, the conducting material dopant, or both, may have a perovskite crystal structure. The insulator oxide matrix may preferably include at least one of LaAlO3 and CaZrO3. Preferred conducting material dopants include SrRuO3, CaRuO3, or combinations thereof.Type: GrantFiled: November 30, 2005Date of Patent: January 31, 2012Assignee: The Trustees Of The University Of PennsylvaniaInventors: I-Wei Chen, Yudi Wang, Soo Gil Kim
-
Publication number: 20120018695Abstract: Example embodiments, relate to a non-volatile memory element and a memory device including the same. The non-volatile memory element may include a memory layer having a multi-layered structure between two electrodes. The memory layer may include first and second material layers and may show a resistance change characteristic due to movement of ionic species therebetween. The first material layer may be an oxygen-supplying layer. The second material layer may be an oxide layer having a multi-trap level.Type: ApplicationFiled: May 24, 2011Publication date: January 26, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-soo Lee, Man Chang, Young-bae Kim, Myoung-jae Lee, Chang-bum Lee, Seung-ryul Lee, Chang-jung Kim, Ji-hyun Hur
-
Publication number: 20120018694Abstract: The present invention relates to the use of a shaped bottom electrode in a resistance variable memory device. The shaped bottom electrode ensures that the thickness of the insulating material at the tip of the bottom electrode is thinnest, creating the largest electric field at the tip of the bottom electrode. The arrangement of electrodes and the structure of the memory element makes it possible to create conduction paths with stable, consistent and reproducible switching and memory properties in the memory device.Type: ApplicationFiled: September 29, 2011Publication date: January 26, 2012Inventor: Jun Liu
-
Publication number: 20120018698Abstract: A nanoscale switching device exhibits multiple desired properties including a low switching current level, being electroforming-free, and cycling endurance. The switching device has an active region disposed between two electrodes. The active region contains a switching material capable of transporting dopants under an electric field. The switching material is in an amorphous state and formed by deposition at or below room temperature.Type: ApplicationFiled: August 31, 2009Publication date: January 26, 2012Inventors: Jianhua Yang, R. Stanley Williams, Gilberto Ribeiro
-
Publication number: 20120012807Abstract: A semiconductor memory device in an embodiment comprises memory cells, each of the memory cells disposed between a first line and a second line and having a variable resistance element and a switching element connected in series. The variable resistance element includes a variable resistance layer configured to change in resistance value thereof between a low-resistance state and a high-resistance state. The variable resistance layer is configured by a transition metal oxide. A ratio of transition metal and oxygen configuring the transition metal oxide varies between 1:1 and 1:2 along a first direction directed from the first line to the second line.Type: ApplicationFiled: July 13, 2011Publication date: January 19, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takeshi YAMAGUCHI, Hirofumi Inoue, Reika Ichihara, Takayuki Tsukamoto, Takashi Shigeoka, Katsuyuki Sekine, Shinya Aoki
-
Publication number: 20120012810Abstract: An optoelectronic memory cell has a transparent top electrode, a photoactive layer, a latching layer, and a bottom electrode. The photoactive layer absorbs photons transmitted through the top electrode and generates charge carriers. During light exposure, the latching layer changes its resistance under an applied electric field in response to the generation of charge carriers in the photoactive layer.Type: ApplicationFiled: October 29, 2009Publication date: January 19, 2012Inventors: Lars Thylen, Alexandre Bratkovski, Shih-Yuan Wang, R. Stanley Williams
-
Publication number: 20120001147Abstract: A method of forming a non-volatile resistive oxide memory cell includes forming a first conductive electrode of the memory cell as part of a substrate. Insulative material is deposited over the first electrode. An opening is formed into the insulative material over the first electrode. The opening includes sidewalls and a base. The opening sidewalls and base are lined with a multi-resistive state layer comprising multi-resistive state metal oxide-comprising material which less than fills the opening. A second conductive electrode of the memory cell is formed within the opening laterally inward of the multi-resistive state layer lining the sidewalls and elevationally over the multi-resistive state layer lining the base. Other aspects and implementations are contemplated.Type: ApplicationFiled: September 13, 2011Publication date: January 5, 2012Applicant: Micron Technology, Inc.Inventors: John Smythe, Bhaskar Srinivasan, Gurtej Sandhu
-
Publication number: 20120001140Abstract: Disclosed is a voltage sensitive resistor (VSR) write once (WO) read only memory (ROM) device which includes a semiconductor device and a VSR connected to the semiconductor device. The VSR WO ROM device is a write once read only device. The VSR includes a CVD titanium nitride layer having residual titanium-carbon bonding such that the VSR is resistive as formed and can become less resistive by an order of 102, more preferably 103 and most preferably 104 when a predetermined voltage and current are applied to the VSR. A plurality of the VSR WO ROM devices may be arranged to form a high density programmable logic circuit in a 3-D stack. Also disclosed are methods to form the VSR WO ROM device.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Terence L. Kane, Yun-Yu Wang, Keith Kwong Hon Wong
-
Publication number: 20120001143Abstract: A switchable junction (600) with an intrinsic diode includes a first electrode (635) and second electrode (640). A first memristive matrix (605) forms an electrical interface (625) with the first electrode (635) which has a programmable conductance. A semiconductor matrix (615) is electrical contact with the first memristive matrix (605) and forms a rectifying diode interface (630) with the second electrode (640).Type: ApplicationFiled: March 27, 2009Publication date: January 5, 2012Inventors: Dmitri Borisovich Strukov, R. Stanley Williams
-
Publication number: 20110317472Abstract: A memory cell array having a 1R structure is composed of nonvolatile variable resistive elements each including a variable resistor formed of a metal oxide film whose resistance changes depending on an oxygen concentration in the film, and first and second electrodes sandwiching the variable resistor. The first electrode and the variable resistor form a rectifier junction through a rectifier junction layer composed of an oxide layer and a layer (oxygen depletion layer) of the metal oxide film having an oxygen concentration lower than a stoichiometric composition. The oxygen moves between the first electrode and the metal oxide film when a voltage is applied, and a thickness of the oxygen depletion layer changes, so that the resistance of the metal oxide film changes and the rectifying properties are provided. A thickness of the oxygen depletion layer is set to allow the variable resistive element to show the sufficient rectifying properties.Type: ApplicationFiled: June 22, 2011Publication date: December 29, 2011Inventors: Nobuyoshi AWAYA, Yukio TAMAI, Akihito SAWA
-
Publication number: 20110317471Abstract: A memory cell is arranged to enhance the electrical field of the memory element. The memory cell has a metal-oxide memory element, a nonconductive element, and a conductive element. The metal-oxide memory element is in a current path between a first electrode at a first voltage and a second electrode at a second voltage. The nonconductive element is adjacent to the metal-oxide memory element.Type: ApplicationFiled: December 10, 2010Publication date: December 29, 2011Applicant: Macronix International Co., Ltd.Inventors: Wei-Chih Chien, Yan-Ru Chen, Yi-Chou Chen
-
Publication number: 20110315948Abstract: Memory cell formation using ion implant isolated conductive metal oxide is disclosed, including forming a bottom electrode below unetched conductive metal oxide layer(s), forming the unetched conductive metal oxide layer(s) including depositing at least one layer of a conductive metal oxide (CMO) material (e.g., PrCaMnOx, LaSrCoOx, LaNiOx, etc.) over the bottom electrode. At least one portion of the layer of CMO is configured to act as a memory element without etching, and performing ion implantation on portions of the layer(s) of CMO to create insulating metal oxide (IMO) regions in the layer(s) of CMO. The IMO regions are positioned adjacent to electrically conductive CMO regions in the unetched layer(s) of CMO and the electrically conductive CMO regions are disposed above and in contact with the bottom electrode and form memory elements operative to store non-volatile data as a plurality of conductivity profiles (e.g., resistive states indicative of stored data).Type: ApplicationFiled: August 23, 2011Publication date: December 29, 2011Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: DARRELL RINERSON, JONATHAN BORNSTEIN, DAVID HANSEN, ROBIN CHEUNG, STEVEN W. LONGCOR, RENE MEYER, LAWRENCE SCHLOSS
-
Publication number: 20110309321Abstract: A memristor with a switching layer that includes a composite of multiple phases is disclosed. The memristor comprises: a first electrode; a second electrode spaced from the first electrode; and a switching layer positioned between the first electrode and the second electrode, the switching layer comprising the multi-phase composite system that comprises a first majority phase comprising a relatively insulating matrix of a switching material and a second minority phase comprising a relatively conducting material for forming at least one conducting channel in the switching layer during a fabrication process of the memristor. A method of making the memristor and a crossbar employing the memristor are also disclosed.Type: ApplicationFiled: June 21, 2010Publication date: December 22, 2011Inventors: Jianhua Yang, Gilberto Ribeiro, R. Stanley Williams
-
Patent number: 8080817Abstract: In some embodiments, a memory cell includes a transistor gate spaced from a channel region by gate dielectric; a source region on one side of the channel region; and a drain region on an opposing side of the channel region from the source region. The channel region has phase change material adjacent the drain region. In some embodiments, the phase change material may be adjacent both the source region and the drain region. Some embodiments include methods of programming a memory cell that has phase change material adjacent a drain region. An inversion layer is formed within the channel region adjacent the gate dielectric, with the inversion layer having a pinch-off region within the phase change material adjacent the drain region. Hot carriers (for instance, electrons) within the pinch-off region are utilized to change a phase within the phase change material.Type: GrantFiled: January 3, 2011Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20110291067Abstract: A threshold device including a plurality of adjacent tunnel barrier layers that are in contact with one another and are made from a plurality of different dielectric materials is disclosed. A memory plug having first and second terminals includes, electrically in series with the first and second terminals, the threshold device and a memory element that stores data as a plurality of conductivity profiles. The threshold device is operative to impart a characteristic I-V curve that defines current flow through the memory element as a function of applied voltage across the terminals during data operations. The threshold device substantially reduces or eliminates current flow through half-selected or un-selected memory plugs and allows a sufficient magnitude of current to flow through memory plugs that are selected for read and write operations. The threshold device reduces or eliminates data disturb in half-selected memory plugs and increases S/N ratio during read operations.Type: ApplicationFiled: August 9, 2011Publication date: December 1, 2011Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: JULIE CASPERSON BREWER, DARRELL RINERSON, CHRISTOPHE J. CHEVALLIER, WAYNE KINNEY, ROY LAMBERTSON, LAWRENCE SCHLOSS
-
Publication number: 20110291063Abstract: According to one embodiment, a semiconductor memory device includes a word line interconnect layer, a bit line interconnect layer and a pillar. The word line interconnect layer includes a plurality of word lines extending in a first direction. The bit line interconnect layer includes a plurality of bit lines extending in a second direction intersecting with the first direction. The pillar is disposed between each of the word lines and each of the bit lines. The pillar has a selector stacked film containing silicon, and a variable resistance film disposed on a side of the word lines or the bit lines. The selector stacked film has a different component-containing layer. The different component-containing layer is formed at one position in a region excluding ends on the sides of the word and bit lines, and contains a 14 group element having a larger atomic radius than an atomic radius of silicon.Type: ApplicationFiled: April 26, 2011Publication date: December 1, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Wakana KAI, Hirokazu Ishida
-
Publication number: 20110284816Abstract: A nonvolatile memory element comprises a first electrode (103); a second electrode (105); and a resistance variable layer (104) disposed between the first electrode (103) and the second electrode (105), resistance values of the resistance variable layer reversibly changing in response to electric signals applied between the electrodes (103, 105); the resistance variable layer (104) including a first tantalum oxide layer (107) comprising a first tantalum oxide and a second tantalum oxide layer (108) comprising a second tantalum oxide which is different in oxygen content from the first tantalum oxide, the first tantalum oxide layer and the second tantalum oxide layer being stacked together, and being configured such that 0<x<2.5 is satisfied when the first tantalum oxide is expressed as TaOx and x<y?2.5 is satisfied when the second tantalum oxide is expressed as TaOy; and the second electrode (105) being in contact with the second tantalum oxide layer (108) and comprising platinum and tantalum.Type: ApplicationFiled: February 2, 2010Publication date: November 24, 2011Inventors: Satoru Fujii, Koji Arita, Satoru Mitani, Takumi Mikawa
-
Publication number: 20110278532Abstract: A memory using a tunnel barrier that has a variable effective width is disclosed. A memory element includes a tunneling barrier and a conductive material. The conductive material typically has mobile ions that either move towards or away from the tunneling barrier in response to a voltage across the memory element. A low conductivity region is either formed or destroyed. It can be formed by either the depletion or excess ions around the tunneling barrier, or by the mobile ions combining with complementary ions. It may be destroyed by either reversing the forming process or by reducing the tunneling barrier and injecting ions into the conductive material. The low conductivity region increases the effective width of the tunnel barrier, making electrons tunnel a greater distance, which reduces the memory element's conductivity. By varying conductivity multiple states can be created in the memory cell.Type: ApplicationFiled: July 26, 2011Publication date: November 17, 2011Applicant: UNITY SEMICONDUCTOR CORPORATIONInventors: DARRELL RINERSON, CHRISTOPHE CHEVALLIER, WAYNE KINNEY, EDMOND WARD
-
Publication number: 20110280064Abstract: A composite resistance variable element includes a first resistance variable element in which a resistance value varies corresponding to a direction of inner magnetization, and a second resistance variable element connected in series to the first resistance variable element. A resistance value of the second resistance variable element varies corresponding to a magnitude of at least one of a voltage applied to the second resistance variable element and a current flowing through the second resistance variable element, irrespective of whether the voltage and the current are positive or negative.Type: ApplicationFiled: July 29, 2011Publication date: November 17, 2011Applicant: FUJITSU LIMITEDInventor: Hideyuki Noshiro
-
Publication number: 20110266510Abstract: Various embodiments of the present invention are direct to nanoscale, reconfigurable memristor devices. In one aspect, a memristor device (500,600) comprises an active region (508,610) sandwiched between a first electrode (301) and a second electrode (302).Type: ApplicationFiled: January 26, 2009Publication date: November 3, 2011Inventors: Nathaniel J. Quitoriano, Philip J. Kuekes, Jianhua Yang
-
Semiconductor memory device having variable resistance element and method for manufacturing the same
Patent number: 8049204Abstract: A semiconductor memory device includes a variable resistance element including a first electrode, a current path forming region, and a second electrode. The current path forming region includes a first region made of a variable resistance material whose resistivity changes by applying voltage, and a second region formed by doping a metal element to the variable resistance material such that a resistivity of the second region is higher than that of the first region and is not changed by applying a voltage used to change the resistivity of the first region. The first region is in contact with the first electrode and the second electrode, and extends from one electrode side to the other electrode side. The second region is provided outside the first region in at least part of the current path forming region in direction extending from one electrode side to the other electrode side.Type: GrantFiled: February 18, 2008Date of Patent: November 1, 2011Assignee: NEC CorporationInventor: Kimihiko Ito -
Publication number: 20110261608Abstract: A self-repairing memristor (300) and methods of operating a memristor (10), (310) and repairing a memristor (10), (310) employ thermal annealing (110). The thermal annealing (110) removes a short circuit in an oxide layer (12), (312) of the memristor (10), (310). Thermal annealing (110) includes heating the memristor (10), (310) to a predetermined annealing temperature for a predetermined annealing time period. The memristor (10), (310) returns to an electrically open circuit condition after the short circuit is removed.Type: ApplicationFiled: January 29, 2009Publication date: October 27, 2011Inventors: Julien Borghetti, Alexandre M. Bratkovski, Matthew D. Pickett
-
Publication number: 20110260134Abstract: A nanoscale switching device provides enhanced thermal stability and endurance to switching cycles. The switching device has an active region disposed between electrodes and containing a switching material capable of carrying a species of dopants and transporting the dopants under an electrical field. At least one of the electrodes is formed of conductive material having a melting point greater than 1800° C.Type: ApplicationFiled: July 30, 2009Publication date: October 27, 2011Inventors: Jianhua Yang, Stanley Williams, Julien Borghetti, John Paul Strachan
-
Patent number: 8035099Abstract: In an electronic device, a diode and a resistive memory device are connected in series. The diode may take a variety of forms, including oxide or silicon layers, and one of the layers of the diode may make up a layer of the resistive memory device which is in series with that diode.Type: GrantFiled: February 27, 2008Date of Patent: October 11, 2011Assignee: Spansion LLCInventors: Manuj Rathor, An Chen, Steven Avanzino, Suzette K. Pangrle
-
Patent number: 8035096Abstract: A switching device according to the present invention includes ion conductive layer 23 containing titanium oxide, first electrode 21 provided in contact with ion conductive layer 23, and second electrode 22 provided in contact with ion conductive layer 23 and which can supply metal ions to ion conductive layer 23.Type: GrantFiled: February 6, 2007Date of Patent: October 11, 2011Assignee: NEC CorporationInventor: Noriyuki Iguchi
-
Patent number: 8035095Abstract: Provided is a resistive random access memory device that includes a storage node connected to a switching device. The resistive random access memory device includes a first electrode, a resistance variable layer, and a second electrode which are sequentially stacked, wherein a diffusion blocking layer is formed between the first electrode and the resistance variable layer or between the resistance variable layer or/and the second electrode.Type: GrantFiled: January 4, 2008Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-hyun Lee, Myoung-jae Lee
-
Publication number: 20110242873Abstract: An optically-controlled memory resistor, comprising (1) a memory resistor comprising a first electrode, a second electrode, and a photo-responsive active layer disposed between the first and second electrodes, and (2) a light source in cooperation with the memory resistor, the light source configured to controllably illuminate the memory resistor for affecting a resistance state exhibited by the memory resistor. Also disclosed is a method for operating a memory resistor, the method comprising changing a resistance state of the memory resistor in response to an application of a plurality of photons to the memory resistor.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Inventors: Alexandre M. Bratkovski, Iakov Veniamimovitch Kopelevitch
-
Publication number: 20110240944Abstract: A method for fabricating a phase change memory device including memory cells includes patterning a via to a contact surface of a substrate corresponding to each of an array of conductive contacts to be connected to access circuitry, lining each via with a conformal conductive seed layer to the contact surface, forming a dielectric layer covering the conductive seed layer, and etching a center region of each via to the contact surface to expose the conformal conductive seed layer at the contact surface. The method further includes electroplating phase change material on exposed portions of the conformal conductive seed layer, recessing the phase change material within the center region forming a conductive material that remains conductive upon oxidation, on the recessed phase change material, oxidizing edges of the conformal conductive seed layer formed along sides of each via, and forming a top electrode over each memory cell.Type: ApplicationFiled: June 14, 2011Publication date: October 6, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Matthew J. Breitwisch, Eric A. Joseph, Alejandro G. Schrott, Xiaoyan Shao
-
Publication number: 20110233509Abstract: According to one embodiment, a nonvolatile memory device including a nonvolatile memory layer is provided. The nonvolatile memory layer is formed of a metal oxide film that includes an element with a higher electronegativity compared with a metal element forming the metal oxide film in the metal oxide film at a concentration of 25 at % or less.Type: ApplicationFiled: March 21, 2011Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takashi SHIGEOKA, Tetsuji Kunitake, Hisashi Kato, Kenji Aoyama, Kensuke Takahashi
-
Publication number: 20110233502Abstract: According to one embodiment, a nonvolatile memory device is provided, which includes a nonvolatile memory element in which an anode, a nonvolatile memory layer formed of a metal oxide film, and a cathode are stacked. The anode is formed of a metal nitride material and includes nitrogen more than a stoichiometric ratio of the metal nitride material. The cathode is formed of a metal material.Type: ApplicationFiled: March 18, 2011Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takashi SHIGEOKA, Tetsuji Kunitake, Hisashi Kato, Kenji Aoyama, Kensuke Takahashi
-
Publication number: 20110227020Abstract: In a first aspect, a metal-insulator-metal (MIM) stack is provided that includes (1) a first conductive layer comprising a silicon-germanium (SiGe) alloy; (2) a resistivity-switching layer comprising a metal oxide layer formed above the first conductive layer; and (3) a second conductive layer formed above the resistivity-switching layer. A memory cell may be formed from the MIM stack. Numerous other aspects are provided.Type: ApplicationFiled: March 14, 2011Publication date: September 22, 2011Inventors: Deepak Chandra Sekar, Franz Kreupl, Raghuveer S. Makala
-
Publication number: 20110227030Abstract: A memristor includes a first electrode having a triangular cross section, in which the first electrode has a tip and a base, a switching material positioned upon the first electrode, and a second electrode positioned upon the switching material. The tip of the first electrode faces the second electrode and an active region in the switching material is formed between the tip of the first electrode and the second electrode.Type: ApplicationFiled: January 13, 2009Publication date: September 22, 2011Inventors: Matthew D. Pickett, Julien Borghetti
-
Publication number: 20110227025Abstract: According to one embodiment, a semiconductor memory device includes a word line interconnection layer, a bit line interconnection layer and a pillar. The word line interconnection layer includes a plurality of word lines which extend in a first direction. The bit line interconnection layer includes a plurality of bit lines which extend in a second direction crossing over the first direction. The pillar is arranged between each of the word lines and each of the bit lines. The pillar includes a silicon diode and a variable resistance film, and the silicon diode includes a p-type portion and an n-type portion. The word line interconnection layer and the bit line interconnection layer are alternately stacked, and a compressive force is applied to the silicon diode in a direction in which the p-type portion and the n-type portion become closer to each other.Type: ApplicationFiled: August 31, 2010Publication date: September 22, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Jun HIROTA, Yoko Iwakaji, Moto Yabuki
-
Publication number: 20110227031Abstract: Various embodiments of the present invention are direct to nanoscale, reconfigurable, two-terminal memristor devices. In one aspect, a device (400) includes an active region (402) for controlling the flow of charge carriers between a first electrode (104) and a second electrode (106). The active region is disposed between the first electrode and the second electrode and includes a storage material. Excess mobile oxygen ions formed within the active region are stored in the storage material by applying a first voltage.Type: ApplicationFiled: January 6, 2009Publication date: September 22, 2011Inventors: Zhiyong Li, Alexandre M. Bratkovski, Jianhua Yang
-
Publication number: 20110227024Abstract: A non-volatile resistance-switching memory element includes a resistance-switching element formed from a metal oxide layer having a dopant which is provided at a relatively high concentration such as 10% or greater. Further, the dopant is a cation having a relatively large ionic radius such as 70 picometers or greater, such as Magnesium, Chromium, Calcium, Scandium or Yttrium. A cubic fluorite phase lattice may be formed in the metal oxide even at room temperature so that switching power may be reduced. The memory element may be pillar-shaped, extending between first and second electrodes and being in series with a steering element such as a diode. The metal oxide layer may be deposited at the same time as the dopant. Or, using atomic layer deposition, an oxide of a first metal can be deposited, followed by an oxide of a second metal, followed by annealing to cause intermixing, in repeated cycles.Type: ApplicationFiled: July 23, 2010Publication date: September 22, 2011Inventors: Deepak C. Sekar, Franz Kreupl
-
Publication number: 20110227028Abstract: In a first aspect, an MIM stack is provided that includes (1) a first conductive layer comprising a first metal-silicide layer and a second metal-silicide layer; (2) a resistivity-switching layer comprising a metal oxide layer formed above the first conductive layer; and (3) a second conductive layer formed above the resistivity-switching layer. A memory cell may be formed from the MIM stack. Numerous other aspects are provided.Type: ApplicationFiled: March 14, 2011Publication date: September 22, 2011Inventors: Deepak Chandra Sekar, Franz Kreupl, Raghuveer S. Makala
-
Publication number: 20110220862Abstract: A resistance variable element (100) used in a through-hole cross-point structure memory device, according to the present invention, and a resistance variable memory device including the resistance variable element, includes a substrate (7) and an interlayer insulating layer (3) formed on the substrate, and have a configuration in which a through-hole (4) is formed to penetrate the interlayer insulating layer, a first resistance variable layer (2) comprising transition metal oxide is formed outside the through-hole, a second resistance variable layer (5) comprising transition metal oxide is formed inside the through-hole, the first resistance variable layer is different in resistivity from the second resistance variable layer, and the first resistance variable layer and the second resistance variable layer are in contact with each other only in an opening (20) of the through-hole which is closer to the substrate.Type: ApplicationFiled: July 12, 2010Publication date: September 15, 2011Inventors: Koji Arita, Takumi Mikawa, Atsushi Himeno, Yoshio Kawashima, Kenji Tominaga
-
Publication number: 20110220863Abstract: To realize miniaturization and increased capacity of memories by lowering break voltage for causing resistance change and suppressing variation in break voltage. The nonvolatile memory device (10) in the present invention includes: a lower electrode (105) formed above a substrate (100); a first variable resistance layer (106a) formed above the lower electrode (105) and comprising a transitional metal oxide; a second variable resistance layer (106b) formed above the first variable resistance layer (106a) and comprising a transitional metal oxide having higher oxygen content than the transitional metal oxide of the first variable resistance layer (106a); and an upper electrode (107) formed above the second variable resistance layer (106b), wherein a step (106ax) is formed in an interface between the first variable is resistance layer (106a) and the second variable resistance layer (106b).Type: ApplicationFiled: September 13, 2010Publication date: September 15, 2011Inventors: Takumi Mikawa, Yoshio Kawashima
-
Publication number: 20110216575Abstract: According to one embodiment, a nonvolatile memory device includes a recording layer and a conductive first layer. The recording layer includes a main group element, a transition element, and oxygen. The recording layer is capable of recording information by changing reversibly between a high resistance state and a low resistance state. The first layer is made of at least one selected from a metal, a metal oxide, a metal nitride, and a metal carbide. The first layer is provided adjacent to the recording layer. The first layer includes the main group element with a concentration lower than a concentration of the main group element of the recording layer.Type: ApplicationFiled: March 8, 2011Publication date: September 8, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takeshi Yamaguchi, Chikayoshi Kamata
-
Publication number: 20110210301Abstract: According to one embodiment, a non-volatile semiconductor memory device includes: a semiconductor substrate; a plurality of first lines; a plurality of second lines; and a plurality of non-volatile memory cells arranged at positions where the plurality of first lines intersect with the plurality of second lines, wherein each of the plurality of non-volatile memory cells includes a resistance change element and a rectifying element connected in series to the resistance change element, and a resistance change film continuously extending over the plurality of second lines is arranged between the plurality of first lines and the plurality of second lines, and the resistance change element includes a portion where the first line intersect with the second line in the resistance change film.Type: ApplicationFiled: September 16, 2010Publication date: September 1, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Hiroyuki NANSEI
-
Publication number: 20110204312Abstract: Confirment techniques for non-volatile resistive-switching memories are described, including a memory element having a first electrode, a second electrode, a metal oxide between the first electrode and the second electrode. A resistive switching memory element described herein includes a first electrode adjacent to an interlayer dielectric, a spacer over at least a portion of the interlayer dielectric and over a portion of the first electrode and a metal oxide layer over the spacer and the first electrode such that an interface between the metal oxide layer and the electrode is smaller than a top surface of the electrode.Type: ApplicationFiled: May 2, 2011Publication date: August 25, 2011Applicant: INTERMOLECULAR, INC.Inventor: Prashant Phatak
-
Publication number: 20110204316Abstract: A memory device in a 3-D read and write memory includes a resistance-changing layer, and a local contact resistance in series with, and local to, the resistance-changing layer. The local contact resistance is established by a junction between a semiconductor layer and a metal layer. Further, the local contact resistance has a specified level of resistance according to a doping concentration of the semiconductor and a barrier height of the junction. A method for fabricating such a memory device is also presented.Type: ApplicationFiled: February 17, 2011Publication date: August 25, 2011Inventors: Franz Kreupl, Deepak C. Sekar
-
Publication number: 20110204311Abstract: Non-volatile resistive-switching memories formed using anodization are described. A method for forming a resistive-switching memory element using anodization includes forming a metal containing layer, anodizing the metal containing layer at least partially to form a resistive switching metal oxide, and forming a first electrode over the resistive switching metal oxide. In some examples, an unanodized portion of the metal containing layer may be a second electrode of the memory element.Type: ApplicationFiled: May 2, 2011Publication date: August 25, 2011Applicant: INTERMOLECULAR, INC.Inventors: Alexander Gorer, Prashant Phatak, Tony Chiang, Igor Ivanov
-
Publication number: 20110204314Abstract: A memory cell includes a plug-type first electrode in a substrate, a magneto-resistive memory element disposed on the first electrode, and a second electrode disposed on the magneto-resistive memory element opposite the first electrode. The second electrode has an area of overlap with the magneto-resistive memory element that is greater than an area of overlap of the first electrode and the magneto-resistive memory element. The first surface may, for example, be substantially circular and have a diameter less than a minimum planar dimension (e.g., width) of the second surface. The magneto-resistive memory element may include a colossal magneto-resistive material, such as an insulating material with a perovskite phase and/or a transition metal oxide.Type: ApplicationFiled: May 4, 2011Publication date: August 25, 2011Inventors: In-Gyu Baek, Moon-Sook Lee, Dong-Chul Kim
-
Publication number: 20110198554Abstract: According to one embodiment, a non-volatile memory device includes a first wiring extending in a first direction, a second wiring extending in a second direction, and a variable resistance memory cell which is disposed at an intersection between the first wiring and the second wiring so as to be held between the first wiring and the second wiring and includes a variable resistive element and a rectifying element. In a space between the variable resistance memory cells adjacent to each other, at least a periphery of the variable resistive element is evacuated or filled with a gas.Type: ApplicationFiled: February 8, 2011Publication date: August 18, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun Iijima, Yasuyoshi Hyodo, Akihiro Kajita
-
Publication number: 20110194329Abstract: A memory component includes: a first electrode; a memory layer; and a second electrode which are provided in that order, wherein the memory layer includes an ion source layer containing aluminum (Al) together with at least one chalcogen element selected from the group consisting of tellurium (Te), sulfur (S), and selenium (Se), and a resistance variable layer provided between the ion source layer and the first electrode and containing an aluminum oxide and at least one of a transition metal oxide and a transition metal oxynitride having a lower resistance than the aluminum oxide.Type: ApplicationFiled: February 1, 2011Publication date: August 11, 2011Applicant: SONY CORPORATIONInventors: Kazuhiro Ohba, Shuichiro Yasuda, Tetsuya Mizuguchi, Katsuhisa Aratani, Masayuki Shimuta, Akira Kouchiyama, Mayumi Ogasawara
-
Patent number: 7994492Abstract: Disclosed may be a phase change material alloy, a phase change memory device including the same, and methods of manufacturing and operating the phase change memory device. The phase change material alloy may include Si and Sb. The alloy may be a Si—O—Sb alloy further including O. The Si—O—Sb alloy may be SixOySbz, wherein, when x/(x+z) may be x1, 0.05?x1?0.30, 0.00?y?0.50, and x+y+z may be 1. The Si—O—Sb alloy may further comprise an element other than Si, O, and Sb.Type: GrantFiled: September 22, 2008Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youn-seon Kang, Ki-joon Kim, Cheol-kyu Kim, Tae-yon Lee
-
Patent number: 7989924Abstract: A switching element with a switching voltage set higher than conventional, which includes an ion conduction layer including tantalum oxide, a first electrode provided in contact with the ion conduction layer, and a second electrode provided in contact with the ion conduction layer and capable of supplying the ion conduction layer with metal ions.Type: GrantFiled: May 10, 2006Date of Patent: August 2, 2011Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Noriyuki Iguchi, Hiroshi Sunamura
-
Patent number: 7989796Abstract: A memory cell comprises a first feature and a second feature. The second feature comprises a dielectric material and defines an opening at least partially overlying the first feature. A third feature is formed on the first feature and partially fills the opening in the second feature. What is more, a phase change material at least fills a volume between the second feature and the third feature. At least a portion of the phase change material is operative to switch between lower and higher electrical resistance states in response to an application of a switching signal to the memory cell.Type: GrantFiled: March 19, 2008Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Chung Hon Lam, Alejandro Gabriel Schrott