Current Driving (e.g., Fan In/out, Off Chip Driving, Etc.) Patents (Class 326/82)
-
Patent number: 7830176Abstract: A signal line 12 has at a first location a first driver 14 to drive a first signal level on that signal line 12. A second driver 16 is provided at a second location, separated from the first location, and serves to drive the line signal to a different value from that driven by the first driver 14. Associated with each of these drivers 14, 16 are respective keeper circuits 18, 20, 22; 24, 26, 28 serving to maintain the signal value driven by the respective remote driver 16; 14. Thus, the first keeper 18, 20, 22 local to the first driver 14 serves to maintain the signal value driven by the second driver 16. The keepers 18, 20, 22; 24, 26, 28 are disabled by the control signal which enables their local driver 14; 16 and thus do not contend with the change being driven by their local driver 14, 16.Type: GrantFiled: July 27, 2006Date of Patent: November 9, 2010Assignee: ARM LimitedInventors: Betina Hold, Stuart Siu
-
Patent number: 7825694Abstract: A differential output circuit including a first output driving circuit that includes a first PMOS transistor and a first NMOS transistor connected in series to each other, a second output driving circuit that includes a second PMOS transistor and a second NMOS transistor connected in series to each other and a control circuit, wherein, when a control signal has a first value, the control circuit selectively turns on one of the first and second PMOS transistors and selectively turns on one of the first and second NMOS transistors, thereby controlling the first and second output driving circuits to output a first pair of differential signals, and when the control signal has a second value, the control circuit supplies no current to the PMOS transistors and selectively turns on one of the NMOS transistors, thereby controlling the output driving circuits to output a second pair of differential signals.Type: GrantFiled: September 1, 2009Date of Patent: November 2, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Toshie Katoh, Junko Nakamoto
-
Patent number: 7825690Abstract: A method for forming a decouple capacitor of an integrated circuit, the integrated circuit including a core circuit and a plurality of I/O circuits coupled to the core circuit, includes cutting part of a plurality of lines in at least one specific circuit of the I/O circuits to form decouple capacitors of the integrated circuit.Type: GrantFiled: March 24, 2009Date of Patent: November 2, 2010Assignee: Realtek Semiconductor Corp.Inventors: Yi-Lin Chen, Chih-Hao Chen
-
Patent number: 7825691Abstract: A transmission circuit and related method are disclosed. A transmitter in the transmission circuit has CMOS transistors as driving units for responding an input signal to drive an output signal at an output node, and each driving unit has a corresponding charge unit formed by a capacitor-connected MOS of a same type as that of the corresponding driving unit. Each charge unit is controlled by an auxiliary signal inverse to the input signal. When a level transition occurs in the input signal, the charge unit can compensate charge injection and clock feed-through caused by the driving unit at the output node, and form peaks for pre-emphasis. In this way, a better transmission property can be realized by using a simpler and low-power circuit design.Type: GrantFiled: October 3, 2006Date of Patent: November 2, 2010Assignee: VIA Technologies Inc.Inventor: Chih-Min Liu
-
Publication number: 20100271070Abstract: An apparatus includes a terminal, a first plurality of driver lines, and a first phase mixer. The driver lines drive the terminal to a first logic state responsive to a first enable signal. The first phase mixer is coupled to a first one of the first plurality of driver lines. The first phase mixer is operable to receive the first enable signal and a first delayed enable signal derived from the first enable signal and generate a first signal on the first driver line having a first configurable delay with respect to the first enable signal by mixing the first enable signal and the first delayed enable signal.Type: ApplicationFiled: July 9, 2010Publication date: October 28, 2010Applicant: Micron Technology, Inc.Inventor: CHANG-KI KWON
-
Publication number: 20100271069Abstract: An input/output circuit includes an I/O node connected to a pull up and pull down circuit having a pull up and pull down transistors. Data is sent and received at through the I/O node. A level shifter provides voltages including a supply voltage and a high voltage higher than the supply voltage. A signal control circuit controls the voltage level applied to the pull up and pull down circuit. During a data input mode, data is received at the I/O node and the pull up transistor is biased at the high voltage to cut off the pull up transistor. During a data output mode, data is output at the I/O node and the pull down transistor pulls down the I/O node to ground when the output data is low, and the pull up transistor is activated when the output data is high.Type: ApplicationFiled: March 1, 2010Publication date: October 28, 2010Inventors: Joung Yeal Kim, Young Hyun Jun, Bai Sun Kong
-
Patent number: 7816942Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45?±10%) in the USB transceiver.Type: GrantFiled: January 13, 2010Date of Patent: October 19, 2010Assignee: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Publication number: 20100259300Abstract: In one embodiment, a circuit for providing a tail current for a line driver includes an adjustable current source. The adjustable current source includes a number of current source cells coupled together in a parallel configuration, where the current source cells are configured to provide the tail current for the line driver in response to a digital control signal. The circuit can further include a digital core coupled to the adjustable current source, where the digital core provides the digital control signal. The digital control signal provides a number of bits, where each bit controls one of the current source cells. In one embodiment, a current source cell can comprise a number of current source sub-cells. The current source cells can be configured to provide the tail current for the line driver in response to the digital control signal when the line driver is operating in a class AB mode.Type: ApplicationFiled: April 8, 2009Publication date: October 14, 2010Applicant: BROADCOM CORPORATIONInventors: Joseph Aziz, Andrew Chen, Ark-Chew Wong, Derek Tam
-
Patent number: 7812632Abstract: The apparatus for on-die termination of a semiconductor memory includes a first ODT (On-Die Termination) voltage generating unit that outputs a first line voltage by calibrating an input voltage with a resistance ratio according to a first code having at least two bits; a first code calibrating unit that counts the first code according to the result of a comparison between the first line voltage and a reference voltage, stops the code count when the first code reaches a maximum value or a minimum value, and stores a code value based on a final count; a second ODT voltage generating unit that outputs a second line voltage by calibrating an input voltage with a resistance ratio according to the first code and a second code having at least two bits; and a second code calibrating unit that counts the second code according to the result of a comparison between the second line voltage and the reference voltage, stops the code count when the second code reaches the maximum value or the minimum value, and stores a coType: GrantFiled: December 28, 2006Date of Patent: October 12, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jung-Hoon Park
-
Patent number: 7812640Abstract: A circuit with bi-directional signal transmission, including a first signal source, for generating a first signal comprising one bit per clock cycle during a first plurality of clock cycles, a second signal source, for generating a second signal including one bit per clock cycle during a second plurality of clock cycles, a first buffer, coupled with the first signal source, that outputs the first signal when the first buffer is enabled, a second buffer, coupled with the second signal source, that outputs the second signal when the second buffer is enabled, and a plurality of logical gates, coupled with the first signal source, the second signal source, the first buffer and the second buffer, that control enablement of the first buffer and the second buffer, such that (i) at any given clock cycle at least one of the first buffer and the second buffer is disabled, and (ii) when the first buffer and said the buffer are both disabled, subsequent generation of a ‘0’ bit in the first signal or the second signal cauType: GrantFiled: August 3, 2009Date of Patent: October 12, 2010Assignee: Modu Ltd.Inventor: Itay Sherman
-
Patent number: 7808275Abstract: Disclosed is a circuit comprising an inverter circuit which comprises inverters and level shifters; and a modulation circuit comprising a pull-up circuit and a pull-down circuit, the modulation circuit coupled to the inverter circuit to regulate the response of the circuit to an input voltage for various power supply voltage levels by the pull-up or pull-down circuit. Other embodiments are also disclosed.Type: GrantFiled: June 4, 2007Date of Patent: October 5, 2010Assignee: Cypress Semiconductor CorporationInventors: George McCollough Ansel, Jeffery Scott Hunt, Anand Kumar Chamakura
-
Patent number: 7808274Abstract: A monolithically integrated multiplexer-translator-demultiplexer and a method for multiplexing and translating an electrical signal or demultiplexing and translating an electrical signal. A multiplexer and a demultiplexer are monolithically integrated with a translator. Circuits that operate at different voltage supply levels from each other may be coupled to the multiplexer and a circuit that operates at a different voltage supply level from the circuits coupled to the multiplexer or that operates at the same voltage supply level as at least one of the circuits coupled to the multiplexer is coupled to the demultiplexer. The monolithically integrated multiplexer-translator-demultiplexer selects a signal from one of the circuits coupled to the multiplexer, translates its voltage level and provides the translated signal level as an output signal.Type: GrantFiled: December 28, 2007Date of Patent: October 5, 2010Assignee: Semiconductor Components Industries, LLCInventors: Frank Dover, James Lepkowski, Aurelio Pimentel
-
Patent number: 7804328Abstract: A source follower or emitter follower buffer provided according to an aspect of the present invention includes a capacitor connected between the input path and a node formed by the junction of a pair of transistors forming a cascoded current source connected to the output of the buffer. The capacitor passes input signal current directly to a switching load connected to the output of the buffer, and very little signal-dependant current flows through the transistor receiving the input signal. As a result, input-output non-linearity due to signal-dependant modulation (variation) of transconductance of the transistor receiving the input signal is minimized. When incorporated in switched-capacitor analog to digital converters, the buffer facilitates generation of digital codes that represent an input signal more accurately.Type: GrantFiled: August 28, 2008Date of Patent: September 28, 2010Assignee: Texas Instruments IncorporatedInventors: Visvesvaraya Appala Pentakota, Nitin Agarwal
-
Patent number: 7804345Abstract: A driver circuit provides fast settling times, slew rate control, and power efficiency, while reducing the need for large external capacitors. A voltage reference circuit generates a voltage reference signal. A comparator compares the voltage reference signal and a driver output signal and generates an output high voltage control signal. An output driver includes a first and a second switch that are coupled together. The first and second switches are further coupled to generate the driver output signal in response to coupling the output high voltage control signal to the control terminal of the first switch and coupling an input signal to the control terminal of the second switch.Type: GrantFiled: January 15, 2008Date of Patent: September 28, 2010Assignee: OmniVision Technologies, Inc.Inventors: Yun-Hak Koh, Charles Qingle Wu
-
Publication number: 20100237901Abstract: A semiconductor apparatus includes a driving control unit configured to receive an enable signal and a data signal. The driving control unit generates a pull-up source signal and a pull-down source signal. The driving control unit is configured to delay the generation timing of the pull-up source signal or the pull-down source signal. The semiconductor apparatus also includes a driver configured to generate a driving data signal by driving the pull-up source signal and the pull-down source signal from the driving control unit. A POD impedance control unit is connected to the output terminal of the driver and has a variable resistance value.Type: ApplicationFiled: June 30, 2009Publication date: September 23, 2010Inventor: Dong Uk LEE
-
Patent number: 7800415Abstract: In a particular embodiment, a circuit device includes a count zero circuit having a first counter to receive a clock signal and to produce a count zero signal based on the clock signal and having a second counter to generate a reset control signal to control a reset of the count zero circuit. The circuit device further includes a turnoff circuit to receive the clock signal and to produce a turn off signal based on the clock signal. Further, the circuit device includes a pulse width modulated (PWM) latch circuit adapted to produce a gate drive signal based on the count zero signal and the turn off signal, where timing of an edge of the gate drive signal varies based on the reset control signal.Type: GrantFiled: December 18, 2008Date of Patent: September 21, 2010Assignee: Silicon Laboratories, Inc.Inventors: Yeshoda Yedevelly, Weikang Cheng
-
Publication number: 20100231988Abstract: Disclosed is a receiving device that includes a differential input circuit having an inverting input terminal and a non-inverting input terminal to which the differential signal is input; an abnormality detection circuit that detects an abnormality in a wiring connected to the inverting input terminal and the non-inverting input terminal; and a control circuit that sets an output signal of the receiving device in a predetermined status when the abnormality is detected. The abnormality detection circuit detects the abnormality if a status, in which a potential difference between a voltage of the inverting input terminal and a voltage of the non-inverting input terminal is less than a minimum potential difference in a predetermined range of the potential difference between the voltage of the inverting input terminal and the voltage of the non-inverting input terminal, continues for a predetermined time or more.Type: ApplicationFiled: February 11, 2010Publication date: September 16, 2010Applicant: RICOH COMPANY, LTDInventor: Tomohiko KAMATANI
-
Patent number: 7795917Abstract: A buffer circuit includes at least one part that is powered by a supply voltage by means of a first initialization transistor, and connected to the ground by means of a second initialization transistor. The circuit is capable of transferring, between an input and an output, an input signal including at least one rising edge and/or one falling edge. The circuit includes a first CMOS inverter, of which the input is connected to the input of the circuit, and of which the output is mounted in series with the input of a second CMOS inverter, with the output of the second CMOS inverter being connected to the output of the circuit. A circuit creates an overvoltage on one of the two inverters during operation.Type: GrantFiled: January 15, 2008Date of Patent: September 14, 2010Assignee: STMicroelectronics SAInventors: Sebastien Barasinski, Cyrille Dray
-
Patent number: 7793022Abstract: A digital bit-level repeater for joining two wired-AND buses such as the I2C bus is described. A protocol detector is used for tracking clock and data signals to determine the direction of the transfer. A state machine reads and regenerates the clock lines of both buses and provides the clock-stretching protocol feature on both buses. The repeater is designed to pass data bits from one bus to the other transparently when possible, and to latch and hold each data bit until the receiving bus can be clocked when clock-stretching occurs or when the bus is turned around.Type: GrantFiled: July 24, 2008Date of Patent: September 7, 2010Assignee: RedMere Technology Ltd.Inventors: James Denis Travers, Padraig Ryan
-
Patent number: 7786754Abstract: A signaling apparatus and method are described that use reflected signals to increase the total current delivered to a receiver. Dynamic source-side transmission line termination control is employed to generate reflected signals that constructively add to a nonreflected signal to enhance the signal at the receiver. Switching controls selectively connect and disconnect the transmission line source-side termination resistors to either provide signal termination or remove it. Driver designs using either voltage or current sources for use in signaling systems (including, for example, magnetic storage devices with inductive coil based write heads) are described.Type: GrantFiled: September 9, 2008Date of Patent: August 31, 2010Assignee: Hitachi Global Storage Technologies Netherlands B.V.Inventors: John Thomas Contreras, Luiz Franca-Neto
-
Patent number: 7786761Abstract: A controlling output buffer slew rate method and an output buffer circuit for a memory device is provided. The output buffer include an output stage formed by a PMOS transistor and a NMOS transistor electrically connected in series, a pre-driver for respectively controlling each gate terminal of the PMOS transistor and the NMOS transistor in order to bring these transistors to the turning-on threshold, a first wire, for transmitting a pull-up signal, coupled between the output stage and the pre-driver, and a second wire, for transmitting a pull-down signal, coupled between the output stage and the pre-driver. After a DATA signal transition (logic state is changed from “H” to “L” or “L” from to “H”), the PMOS or NMOS transistor is turned off first, and then the NMOS or PMOS transistor is turned on due to the time difference between the pull-up signal and the pull-down signal.Type: GrantFiled: February 1, 2008Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventor: Yung Feng Lin
-
Patent number: 7786778Abstract: A driver circuit includes a first transistor having a first node coupled to a high supply voltage and a second node coupled to an output node, wherein the first transistor passes the high supply voltage to the output node based on a first gate voltage on a gate of the first transistor. The driver circuit also includes a second transistor having a first node coupled to a low supply voltage and a second node coupled to the output node of the driver circuit, wherein the second transistor passes the low voltage to the output node based on a second gate voltage on a gate of the second transistor. The driver circuit further includes a logic block configured to control a slew rate of an output signal Vout at the output node by controlling a slew rate of the first gate voltage and controlling a slew rate of the second gate voltage.Type: GrantFiled: January 25, 2008Date of Patent: August 31, 2010Assignee: Marvell International Ltd.Inventors: Vishnu Mannoorittathu, Ying Tian Li
-
Patent number: 7786762Abstract: Circuits and methods for a differential signal interface for coupling differential signals at a first frequency on a pair of opposite polarity signals to a multiple gigabit transceiver with generic buffers for receiving, transmitting or transceiving out of band signals at a second frequency lower than the first frequency are disclosed. Termination networks are provided coupling generic input buffers to respective ones of the pair of opposite polarity signals for receiving out of band signals where the opposite polarity signals are placed at voltages so that the differential voltage between them is below a threshold voltage. Methods for providing generic buffers with multiple gigabit transceivers for receiving and transmitting out of band signals on a differential signal interface are provided. Out of band signals are received when the out of band signaling protocol is not known.Type: GrantFiled: January 21, 2009Date of Patent: August 31, 2010Assignee: Xilinx, Inc.Inventors: Richard S. Ballantyne, Catalin Baetoniu, Mark Paluszkiewicz, Henry E. Styles, Ralph D. Wittig
-
Patent number: 7786759Abstract: An embodiment of a bidirectional signal interface includes first and second nodes and first and second translating circuits. The first and second nodes are respectively operable to receive a first logic signal and a second logic signal. The first translating circuit has a first signal path coupled between the first and second nodes, is operable to sense a transition of the first logic signal on the first node, and, in response to the transition, is operable to couple the first logic signal to the second node via the first signal path. The second translating circuit has a second signal path that is coupled between the first and second nodes and that is parallel to the first signal path, is operable to sense a transition of the second logic signal on the second node, and is, in response to the transition of the second logic signal, operable to couple the second logic signal to the first node via the second signal path.Type: GrantFiled: May 4, 2007Date of Patent: August 31, 2010Assignee: Fairchild Semiconductor CorporationInventors: Lei Huang, Danyang Zhu, Myron Miske
-
Publication number: 20100213980Abstract: An IO buffer module optimized for a wide range of drive levels both in terms of area and performance that includes an IO cell module and at least one IO adder module operatively coupled to said IO cell module for enabling the IO buffer module for the wide range of drive levels. The IO adder module can be added with the cell module in a number of different combinations for providing the wide range of drive levels, and the IO buffer module can provide drive solutions from 1 mA to 10 mA or higher, in steps of 0.5 mA drive level.Type: ApplicationFiled: February 24, 2009Publication date: August 26, 2010Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Paras Garg, Saiyid Mohammad Irshad Rizvi
-
Publication number: 20100213971Abstract: The invention relates to an interfacing device for pseudo-differential transmission through interconnections used for sending a plurality of electrical signals. The interfacing device of the invention includes signal terminals and a common terminal. A transmitting circuit receives the input signals of the transmitting circuit coming from a source. The output of the transmitting circuit delivers, when the transmitting circuit is in the activated state, voltages between one of the signal terminals and the reference terminal (ground). A receiving circuit delivers, when the receiving circuit is in the activated state, output signals of the receiving circuit determined each by the voltage between one of the signal terminals and the common terminal, to the destination. In the closed state, the common terminal switching circuit is, for the common terminal, equivalent to a voltage source delivering a constant voltage, connected in series with a passive two-terminal circuit element presenting a low impedance.Type: ApplicationFiled: May 20, 2008Publication date: August 26, 2010Applicant: EXCEM SASInventors: Frédéric Broyde, Evelyne Clavelier
-
Publication number: 20100213972Abstract: Embodiments of the present invention provide electronic devices, memory devices and methods of driving an on-chip signal off a chip. In one such embodiment, an on-chip signal and a second signal complementary to the on-chip signal are generated and provided to the two inputs of a differential driver. One output of the differential driver circuitry is coupled to an externally-accessible output terminal of the package. The other output may be terminated off the chip, but within the package. By routing the output signal and a second complementary output through the package, crosstalk potentially caused by the output signal can be reduced. Simultaneous switching output noise may also be reduced through use of a current-steering differential driver topology. Signal symmetry may also improve, reducing inter-symbol interference.Type: ApplicationFiled: May 4, 2010Publication date: August 26, 2010Applicant: Micron Technology, Inc.Inventors: Timothy Hollis, Brent Keeth
-
Patent number: 7782090Abstract: A semiconductor device according to the present invention comprises a first semiconductor integrated circuit 11 having a predetermined function, the first semiconductor integrated circuit outputting a required output signal, a second semiconductor integrated circuit 12 in which a plurality of MOS elements (PMOS transistor or NMOS transistor) for independently switching to and from a conducted state and a non-conducted state in accordance with a plurality of gate signals each having a different timing is provided and the plurality of MOS elements is connected in parallel to an output or an input of the first semiconductor integrated circuit, and a pulse generating circuit 13 for generating and outputting the plurality of gate signals ?i (i=1, 2, 3) each having a different timing with respect to the plurality of MOS elements in the second semiconductor integrated circuit.Type: GrantFiled: August 1, 2005Date of Patent: August 24, 2010Assignee: Panasonic CorporationInventor: Masaya Sumita
-
Patent number: 7782086Abstract: The present invention provides a semiconductor integrated circuit device that reduces the influence of crosstalk noise and is operable properly even when relatively long signal wirings that pass over a macrocell are formed. In the semiconductor integrated circuit according to the present invention, buffering cells formed between the macrocell and an input/output circuit close thereto are connected to their corresponding signal wirings extended so as to pass over an area formed with the macrocell.Type: GrantFiled: January 16, 2009Date of Patent: August 24, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Masayuki Ishihara
-
Patent number: 7777518Abstract: A buffer circuit is provided between a gate terminal of a pull-down transistor and a threshold circuit receiving a gate signal as an input signal. A voltage applied to an output terminal of a power semiconductor element from an external battery power supply is supplied to the buffer circuit through a resistive element. The buffer circuit converts the level of an on-signal output from the threshold circuit into a voltage higher than the threshold of the pull-down transistor, so that the pull-down transistor operates surely to turn off the power semiconductor element even when the level of the gate signal is low. Thus, there is provided a semiconductor integrated circuit device having a power semiconductor element which can be turned off by sure operation of a pull-down semiconductor element.Type: GrantFiled: May 26, 2009Date of Patent: August 17, 2010Assignee: Fuji Electric Systems Co., Ltd.Inventors: Yoshiaki Toyoda, Kenichi Ishii, Morio Iwamizu
-
Publication number: 20100201399Abstract: A driver circuit and method for generating two complementary output currents from a two-state logic input signal at two outputs for connecting a two-wire conductor provide the following actions: generating from the input signal, an output signal at each output, the amperage of one of the output currents being adjustable by a control signal; analyzing each voltage materializing at the outputs; generating an error signal as a function of the output voltages within each of at least two time slots subsequent to a change in state of the input signal; caching the error signals or signals derived therefrom and adjusting, as a function of cached error signals or of the cached signals as a function thereof, the output current in corresponding time slots subsequent to a resulting change in state of the input signal.Type: ApplicationFiled: January 19, 2010Publication date: August 12, 2010Inventors: Dieter Metzner, Eric Pihet
-
Patent number: 7772888Abstract: A communication system for the connection between timing non-correlated synchronous devices comprising at least one transmitter and one receiver inserted between a first and a second voltage reference and connected to each other through a transmission channel in correspondence with respective transmitting and receiving terminals Advantageously, the receiver comprises at least one asynchronous input stage suitable for receiving on the receiving terminal a datum and associated with a synchronous output stage suitable for transmitting this datum in a synchronized way with a clock signal on a synchronized receiving terminal. A method transmits a datum from a transmitter to a receiver interconnected by a capacitive channel in a communication system for the connection between independently clocked devices.Type: GrantFiled: December 29, 2008Date of Patent: August 10, 2010Assignee: STMicroelectronics S.r.l.Inventors: Luca Ciccarelli, Luca Magagni, Alberto Fazzi, Roberto Canegallo, Roberto Guerrieri
-
Publication number: 20100194433Abstract: Provided are a level shifter and a semiconductor device having an OFF-chip driver (OCD) using the same. The level shifter includes a plurality of series connected logic gates receiving a first-state input signal having a first power supply voltage level and generating a level-shifted first-state output signal having a second power supply voltage level. The logic gates receive as power supply voltages at least one intermediate power supply voltage having at least one voltage level intermediate between the first power supply voltage level and the second power supply voltage level, and an intermediate power supply voltage applied to the present logic gate is equal to or higher than an intermediate power supply voltage applied to the previous logic gate.Type: ApplicationFiled: April 13, 2010Publication date: August 5, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Hwan NOH, Chul-Sung PARK
-
Patent number: 7768310Abstract: A semiconductor device connected to other semiconductor device, includes a control portion which controls a drive capability for the other semiconductor device based on control information for the other semiconductor device.Type: GrantFiled: April 2, 2008Date of Patent: August 3, 2010Assignee: Panasonic CorporationInventor: Masanori Okinoi
-
Patent number: 7768322Abstract: The present invention provides a driving circuit (100) in particular for driving a laser diode (700) or a modulator, at data speed in the order of Gb/s. The driving circuit (10) has a low-voltage, high-speed output stage capable of driving efficiently a laser diode (700) or a modulator The driver circuit (10) comprises a chain of circuits, said chain comprising a slew-rate control circuit, at least one translinear amplifier (200, 201, 202), a push/pull stage (300), and an output stage (400) for driving the load current. Due to its versatility, the driver can be used in other applications e.g. line drivers, cable drivers, high-speed serial interfaces for back-plane interconnect, etc. The driver can work at low supply voltages, e.g. 3.3V nominal down to 2.7V, with high power efficiency. One major clue is to use entirely the large signal current produced by the output stage, e.g. in the driven laser diode, without wasting current in supply lines.Type: GrantFiled: September 30, 2005Date of Patent: August 3, 2010Assignee: NXP B.V.Inventors: Mihai Adrian Tiberiu Sanduleanu, Eduard F. Stikvoort
-
Patent number: 7768296Abstract: A current boost module receives a signal from the input and the output of a buffer to determine whether the buffer is transitioning between logic states. When the buffer is transitioning, a boost current is provided to a load connected to the buffer output to supplement the current from buffer output, thereby facilitating transition of a signal at the load. The current boost module can shut down the boost current before the signal at the load completes its transition from one logic state to the other.Type: GrantFiled: February 23, 2006Date of Patent: August 3, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7764090Abstract: A receiver circuit includes first and second constant current sources respectively connected to a pair of first and second receiving terminals to receive complementary current signals, a first NMOS transistor connected at a source thereof to the first receiving terminal and the first constant current source and connected at a drain thereof to a first power supply via a first output terminal and first load means, and a second NMOS transistor connected at a source thereof to the second receiving terminal and the second constant current source and connected at a drain thereof to the first power supply via a second output terminal and second load means.Type: GrantFiled: April 18, 2008Date of Patent: July 27, 2010Assignee: Hitachi, Ltd.Inventors: Hiroki Yamashita, Ryo Nemoto
-
Patent number: 7764086Abstract: A buffer circuit having an input terminal and an output terminal comprises a first inverter having an input node coupled to the input terminal and an output node coupled to the output terminal, a second inverter having an input node coupled to a reference voltage and an output node, a third inverter having an input node coupled to the output terminal and an output node coupled to the output node of the second inverter, a fourth inverter having an input node coupled to the output node of the second inverter and an output node coupled to the output terminal, a fifth inverter having an input node and an output node coupled to the output terminal, a sixth inverter having an input node and an output node coupled to the output node of the second inverter, a first resistive element is coupled between the output terminal and the input node of the fifth inverter, and a second resistive element is coupled between the output node of the second inverter and the input node of the sixth inverter.Type: GrantFiled: September 10, 2007Date of Patent: July 27, 2010Assignee: Industrial Technology Research InstituteInventors: Hung Wen Lu, Chauchin Su
-
Patent number: 7764085Abstract: A buffer circuit includes first and second transistors which are connected in series between first and second power supplies and which are controlled to be on/off based on values of signals at their control terminals are provided, in which a connection point between the two transistors is connected to an output terminal (OUT) and a control terminal of the first transistor is connected to an input terminal (IN), and a control circuit for performing on/off control over the second transistor based on an input signal from the input terminal (IN).Type: GrantFiled: April 1, 2005Date of Patent: July 27, 2010Assignee: NEC Electronics CorporationInventors: Hiroyuki Takahashi, Hiroyuki Satake
-
Publication number: 20100182448Abstract: A data transfer circuit includes: plural transfer lines transferring data; plural data output units connected to end portions of the respective transfer lines, detecting and outputting data transferred through the transfer lines with drive performance in accordance with a control signal; plural data transmission units arranged in parallel, transferring data to the corresponding transfer lines in response to selection signals; a selection control unit generating selection signals and outputting the selection signals to the corresponding data transmission units; and a control unit generating the control signal for controlling drive performance of the data output units to adjust data transfer delay and outputting the control signal to the respective output units. The transfer lines are arranged in the arrangement direction of the data transmission units and connected to the corresponding data output units. The control unit generates the control signal in accordance with the length of the data transfer distance.Type: ApplicationFiled: January 8, 2010Publication date: July 22, 2010Applicant: SONY CORPORATIONInventor: Tomohiro Takahashi
-
Patent number: 7759999Abstract: An Externally Asynchronous-Internally Clocked (EAIC) system that generates an internal clock signal includes a clock signal control block. The clock signal control block includes a pull-up unit that is activated in response to an input signal used to generate an internal clock signal; a pull-down unit that is activated in response to the input signal used to generate an internal clock signal, and a bypass unit that is provided between the pull-up unit and the pull-down unit, and selectively provides a signal path to the pull-down unit if the pull-down unit is activated and a signal path from the pull-up unit if the pull-up unit is activated.Type: GrantFiled: July 21, 2008Date of Patent: July 20, 2010Assignee: Hynix Semiconductor Inc.Inventor: Seon-Kwang Jeon
-
Patent number: 7760006Abstract: Reducing electromagnetic radiation from semiconductor devices. At least some of the illustrative embodiments are methods comprising driving a Boolean state to a signal pad of a semiconductor device (the driving through a transistor with a first drain-to-source impedance during the driving), and maintaining the Boolean state applied to the signal pad through the transistor with a second drain-to-source impedance, higher than the first drain-to-source impedance.Type: GrantFiled: May 8, 2008Date of Patent: July 20, 2010Assignee: Texas Instruments IncorporatedInventors: Kevin P. Lavery, Jim D. Childers, Pravin P. Patel
-
Patent number: 7759978Abstract: In a case where potential of the first input terminal is lower than that of the second input terminal by an amount of the offset voltage, in a normal operation mode, the control circuit controls the polarity switching circuit so as to input the first contact voltage of the first contact to the first input terminal and input the control voltage to the second input terminal. On the other hand, in a case where the potential of the first input terminal is higher than that of the second input terminal by an amount of the offset voltage, in the normal operation mode, the control circuit controls the polarity switching circuit so as to input the first contact voltage at the first contact to the second input terminal, input the control voltage to the first input terminal, and invert the polarity of the amplified signal.Type: GrantFiled: July 13, 2009Date of Patent: July 20, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Maho Kuwahara, Kumiko Noguchi
-
Publication number: 20100176844Abstract: A driver circuit includes a set of selectable drivers each having an individual drive capability, the drivers being selectable such that i) when a subset of the drivers is selected, a signal will be driven by the drivers at a first drive level, and ii) when the subset of the drivers and at least one additional driver is selected, signal will be driven by the drivers at a level that is greater than the first level by a level of drive provided by the least one additional driver.Type: ApplicationFiled: March 26, 2010Publication date: July 15, 2010Inventors: Theodore J. (Ted) Wyman, John Trezza
-
Patent number: 7750665Abstract: A semiconductor device according to the present invention includes an internal circuit executing a predetermined processing based on signal input from an external device, an output buffer driving line connected to an output terminal based on signal output from the internal circuit, a feedback line branched off from signal line in buffer transmitting data signal to an output stage circuit of the output buffer, and a delay test circuit connected to the feedback line.Type: GrantFiled: March 17, 2008Date of Patent: July 6, 2010Assignee: NEC Electronics CorporationInventors: You Miyazaki, Mamoru Konno
-
Patent number: 7750674Abstract: High-speed serial interface or transceiver circuitry on a programmable logic device integrated circuit (“PLD”) includes features that permit the PLD to satisfy a wide range of possible user needs or applications. This range includes both high-performance applications and applications in which reduced power consumption by the PLD is important. In the latter case, any one or more of various features can be used to help reduce power consumption.Type: GrantFiled: June 18, 2008Date of Patent: July 6, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Thungoc M. Tran, Richard G. Cliff
-
Publication number: 20100164544Abstract: An output driver for use in a semiconductor device includes a first pre-drive unit, a second pre-drive unit, and a main drive unit. The first pre-drive unit generates a pull-up drive control signal based on a data signal. The pull-up drive control signal swings between a power supply voltage level and a low voltage level. The data signal swings between the power supply voltage level and a ground voltage level. The second pre-drive unit generates a pull-down drive control signal based on the data signal. The pull-down drive control signal swings between a high voltage level and the ground voltage level. The main drive unit performs pull-up/down drive operations to an output terminal in response to the pull-up/down drive control signals, respectively. Herein, the high voltage level is higher than the power supply voltage level and the low voltage level is lower than the ground voltage level.Type: ApplicationFiled: June 18, 2009Publication date: July 1, 2010Inventor: Seong-Hwi Song
-
Patent number: 7746115Abstract: A programmable logic device (PLD) data transfer cable includes a parallel interface, a programming interface, and a logic control circuit. The parallel interface is used for connecting to PLDs. The logic control circuit includes a first group of transmission channels, a second group of transmission channels, a first group of switches, and a second group of switches. The first and second group of switches control the working status of the first and second group of transmission channels respectively. The electrical connections between pins of the parallel interface and the programming interface when first group of transmission channels are activated are different with those when second group of transmission channels are activated.Type: GrantFiled: September 8, 2008Date of Patent: June 29, 2010Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Chung-Chi Huang, Guang-Dong Yuan, Jian-Chun Pan, De-Jun Zeng, Wei-Min Zhang
-
Patent number: 7746125Abstract: A high voltage driver circuit for devices such as non-volatile memories, in which a low voltage driver is combined in two different ways with a high voltage driver In one, input-independent embodiment, a low voltage driver (Q7, Q8) is connected directly in parallel with a high voltage driver, thereby providing a high voltage signal path for high voltage operations and a low voltage signal path for low voltage operations. In an alternative, partially input-dependent embodiment, a low voltage driver is connected to the output of a high voltage driver (Q9, Q10), which may comprise a partial level shifter (Q1 B Q6). The output of this low voltage driver (Q9, Q10), which forms the output terminal of the entire stage, has a pull up/pull down transistor (Q11), depending on whether the partial level shifter (Q1 B Q6) is a positive or negative level shifting high voltage driver.Type: GrantFiled: February 8, 2005Date of Patent: June 29, 2010Assignee: NXP B.V.Inventors: Maurits M. N. Storms, Bobby J. Daniel
-
Patent number: 7746096Abstract: An impedance buffer has a single comparator with a first input and a second input. A first leg has a first pull-up array in series with a reference resistor. The first input of the single comparator is electrically coupled to a node between the first pull up array and the reference resistor. A second leg has a second pull-up array in series with a pull-down array. The second leg is coupled through a switch to the second input of the single comparator.Type: GrantFiled: May 26, 2005Date of Patent: June 29, 2010Assignee: Cypress Semiconductor CorporationInventor: Derek Yingqi Yang