Including Current Mirror Amplifier Patents (Class 330/288)
-
Publication number: 20040263256Abstract: A high frequency power amplifier electronic component (RF power module) is so constituted as to apply bias to an amplifier FET in current mirror configuration. In this RF power module, deviation of a bias point due to the short channel effect of the FET is corrected, and variation in high frequency power amplifier characteristics reduced. The high frequency power amplifier circuit (RF power module) is so constituted that the bias voltage for the amplifier transistor in a high frequency power amplifier circuit is supplied from a bias transistor connected with the amplifier transistor in current mirror configuration. In addition to a pad (external terminal) connected with the control terminal of the amplifier transistor, a second pad is provided which is connected with the control terminal of the bias transistor connected with the amplifier transistor in current mirror configuration.Type: ApplicationFiled: June 2, 2004Publication date: December 30, 2004Inventors: Makoto Ishikawa, Hirokazu Tsurumaki, Masahiro Kikuchi, Hiroyuki Nagai
-
Patent number: 6831517Abstract: A system (100) and method (200) for adaptively managing bias of an RF power amplifier (102) is provided. The system (100) incorporates a controller (116) configured to select a radio operating mode. A current-mirror circuit (114) is coupled to the controller (116) and configured to produce a reference current (IRef) as a function of the radio operating mode. A bias regulator (104) is coupled to the controller (116) and the current-mirror circuit (114) and configured to produce a driver-stage bias current (Ib1) and an output-stage bias current (Ib2) for the power amplifier (102) in response to the reference current (IRef). The system (100) also incorporates a DC-to-DC converter (118) coupled to the controller (116) and configured to provide a supply voltage (Vcc) for the power amplifier (102) in response to the radio operating mode. The system (100) also incorporates an envelope detector (120) configured to produce an envelope current (IEnv) in response to an RF input signal (126).Type: GrantFiled: August 27, 2003Date of Patent: December 14, 2004Assignee: Intersil Americas, Inc.Inventors: David J. Hedberg, James B. Turner
-
Patent number: 6831518Abstract: The present invention provides improved techniques for controlling current flow in an amplifier circuit. Specific embodiments provide steering of analog outputs of digital to analog converters in order to drive columns of an LCD display. Embodiments can provide a full range of voltage output to drive an LCD display without necessitating a full range amplifier configuration. Further, many specific embodiments can be realized in smaller space on an IC chip than in conventional technologies.Type: GrantFiled: October 6, 2003Date of Patent: December 14, 2004Assignee: Winbond Electronics CorporationInventors: Tim Blankenship, Stephen Bily
-
Patent number: 6819182Abstract: A method and circuits of a high isolation and high-speed buffer amplifier capable to handle frequencies in the GHz range have been achieved. The output to input isolation is primary dependent on the gate-source capacitance of the active buffer transistor. Having two or more in series and by reducing the impedance between them a high isolation can be achieved. The input signals are split in several signal paths and are amplified in the push-pull mode using source follower amplifiers. Then the amplified signals are being combined again. The amplified output current is mirrored applying a multiplication factor. Said method and technology can be used for buffer amplifiers having differential input and differential output or having single input and single output or having differential input and single output. A high reversed biased (output to input) isolation and a reduced quiescent current have been achieved.Type: GrantFiled: November 26, 2002Date of Patent: November 16, 2004Assignee: Dialog Semiconductor GmbHInventor: Andreas Sibrai
-
Patent number: 6816014Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: GrantFiled: June 2, 2003Date of Patent: November 9, 2004Assignee: Analog Devices, Inc.Inventors: David Hall Whitney, Chau Cuong Tran
-
Patent number: 6809590Abstract: An output stage provides increased current sourcing capability through a technique of local positive feedback. Current through a transistor MP2 is mirrored by the output current source IOUT that is desired to be increased. Without positive feedback, the gate of MN2 would be fixed by MP1 and MN1, and when input voltage VIN decreases by an incremental voltage &Dgr;V, the resulting current increase would distribute an increased voltage not only across MP2's VGS but also in the VGS of another transistor MN2; therefore, undesirably, not all of the &Dgr;V voltage change is mirrored in IOUT. However, if positive feedback such as MP5 is provided, the feedback dynamically increases the voltage at the gate of MN2. The increased voltage of MN2's gate essentially provides more voltage “headroom” for MP2 and MN2, and allows current through MP2 to increase with any voltage decrease in VIN.Type: GrantFiled: May 12, 2003Date of Patent: October 26, 2004Assignee: Texas Instruments IncorporatedInventors: Kae Wong, Xiaoyu Xi
-
Patent number: 6809616Abstract: An inductor equivalent circuit is disclosed. The circuit comprises a reference current source, a first current mirror, a second current mirror, two operational amplifiers OP1 and OP2, a capacitor, a first transistor, a second transistor, a mirror resistor set, and a bypass current source in parallel with the capacitor. An input signal is through OP1 and second transistor to control the reference current source. The first mirror current is then feed-back a signal to the first transistor through an OP2. The current signal makes the drain current of the first transistor lags the input voltage signal by 90° due to the capacitor coupled with the first mirror current source.Type: GrantFiled: January 15, 2003Date of Patent: October 26, 2004Assignee: Richtex Technology Corp.Inventors: Jing-Meng Liu, Kent Hwang, Chao-Hsuan Chuang, Cheng-Hsuan Fan
-
Patent number: 6803821Abstract: A switchable amplifier circuit having a current mirror. The mirror includes: a first current source for producing a reference current; an output transistor having an input electrode and an output electrode; and a current gain device connected between an output of the first current source and the input electrode of the output transistor. A bias current is produced through the output electrode of the output transistor, such bias current being a function of the reference current produced by the first current source. A second current source has an output coupled to an input of the current gain device. The second current source provides a current which is a fraction of the reference current. A switching transistor has an output electrode coupled to: (1) an input of the current gain device; and, (2) an output of the second current source.Type: GrantFiled: April 3, 2003Date of Patent: October 12, 2004Assignee: Fairchild Semiconductor CorporationInventors: John A. DeFalco, Mikhail S. Shirokov
-
Patent number: 6803808Abstract: A current mirror circuit is provided. The circuit includes a resistor having a first terminal connected to a current source, a first transistor having a substrate electrode connected to a drain electrode thereof, a second transistor having a substrate electrode connected to the substrate electrode of the first transistor, a third transistor having a substrate electrode connected to the substrate electrode of the first transistor, and a fourth transistor having a drain electrode for providing an output current.Type: GrantFiled: September 24, 2003Date of Patent: October 12, 2004Assignee: Winbond Electronics Corp.Inventor: Li-Te Wu
-
Publication number: 20040196103Abstract: A switchable amplifier circuit having a current mirror. The mirror includes: a first current source for producing a reference current; an output transistor having an input electrode and an output electrode; and a current gain device connected between an output of the first current source and the input electrode of the output transistor. A bias current is produced through the output electrode of the output transistor, such bias current being a function of the reference current produced by the first current source. A second current source has an output coupled to an input of the current gain device. The second current source provides a current which is a fraction of the reference current. A switching transistor has an output electrode coupled to: (1) an input of the current gain device; and, (2) an output of the second current source.Type: ApplicationFiled: April 3, 2003Publication date: October 7, 2004Inventors: John A. DeFalco, Mikhail S. Shirokov
-
Publication number: 20040196104Abstract: An amplifier having first and second enhancement-mode Field Effect Transistors (FETs) is disclosed. The input port receives an input signal that is to be amplified. The source of the first FET is connected to the input port such that the first FET provides an input impedance match for a signal source connected to the input port. The gate of the second FET is connected to the drain of the first FET such that the second FET amplifies the output signal from the drain of the first FET to provide an amplified input signal. The first and second FETs form a current mirror. An output circuit provides a predetermined output impedance at an output port for coupling the amplified input signal to a circuit that is external to the amplifier. In one embodiment of the invention, the output circuit includes a third FET connected as a source follower with the second FET.Type: ApplicationFiled: April 3, 2003Publication date: October 7, 2004Inventor: Yut Hoong Chow
-
Patent number: 6784745Abstract: A current amplifier has a variable resistor or capacitor to provide a high frequency boost. Additionally, additional transistors may be switched in and out of the circuit to provide different gains at lower frequency. The combination of variable resistors or capacitors and the switchable transistors provides control over the low frequency gain of the amplifier and the transition region from low gain to higher gain.Type: GrantFiled: January 31, 2003Date of Patent: August 31, 2004Assignee: LSI Logic CorporationInventor: Kenneth G. Richardson
-
Patent number: 6778016Abstract: A self-biased cascade amplifier circuit includes first and second transistors connected in series and coupled between a dc voltage source terminal and a common terminal. An input signal terminal is coupled to a control electrode of the first transistor, and an output signal terminal is coupled to an output terminal of the second transistor. An integrated bias circuit is coupled between the dc voltage source terminal and the common terminal for internally biasing both the first and the second transistors without the use of an external bias supply or a direct bias connection to the dc voltage source. This arrangement provides a fully self-biased cascode amplifier circuit having improved performance and a simple and compact configuration.Type: GrantFiled: November 4, 2002Date of Patent: August 17, 2004Assignee: Koninklijke Philips Eletronics N.V.Inventor: Sifen Luo
-
Patent number: 6774726Abstract: An amplifier including first, second, and third series-connected stages, the third stage including a MOS output transistor having its source or drain forming an output terminal of the amplifier, including means for detecting the transition from a first operating state of the output transistor in which the drain current varies little with the voltage between the drain and the source to a second state in which the drain current varies substantially proportionally to the voltage between the drain and the source; and means for, upon detection of such a transition, having the voltage gain of the amplifier and/or the product between the bandwidth of the amplifier and the voltage gain of the amplifier at the upper limit frequency of the bandwidth drop.Type: GrantFiled: December 17, 2002Date of Patent: August 10, 2004Assignee: STMicroelectronics S.A.Inventors: Frédéric Goutti, Vincent Rabary
-
Patent number: 6774882Abstract: There is provided a thin film transistor circuit used for a driver circuit for providing a semiconductor display device without a picture blur and with high fineness/high resolution. In the thin film transistor circuit, a TFT having a large size (channel width) is not used, but a plurality of TFTs each having a small size are connected in parallel to each other and are used. By this, while sufficient current capacity of the thin film transistors is secured, fluctuation in the characteristics can be decreased.Type: GrantFiled: July 25, 2001Date of Patent: August 10, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama
-
Patent number: 6774723Abstract: A circuit for matching a first mirror transistor with a second mirror transistor in a current mirror includes a bias transistor and a diode connected transistor to match such mirror transistors. More particularly, the circuit is a part of an amplifier having an output with a quiescent voltage and at least one rail voltage. The first mirror transistor has a first terminal coupled to the output and a second terminal coupled to the at least one rail voltage. To effectuate its mirroring function, the bias transistor is coupled to a first terminal of the second mirror transistor, and the diode connected transistor is coupled to both a second terminal of the second mirror transistor and the at least one rail voltage. The bias transistor has a terminal with a quiescent voltage that is substantially equal to the quiescent voltage of the output.Type: GrantFiled: June 20, 2002Date of Patent: August 10, 2004Assignee: Analog Devices, Inc.Inventor: Faramarz Sabouri
-
Publication number: 20040150478Abstract: A current amplifier has a variable resistor or capacitor to provide a high frequency boost. Additionally, additional transistors may be switched in and out of the circuit to provide different gains at lower frequency. The combination of variable resistors or capacitors and the switchable transistors provides control over the low frequency gain of the amplifier and the transition region from low gain to higher gain.Type: ApplicationFiled: January 31, 2003Publication date: August 5, 2004Inventor: Kenneth G. Richardson
-
Publication number: 20040130395Abstract: The present invention provides improved techniques for controlling current flow in an amplifier circuit. Specific embodiments provide steering of analog outputs of digital to analog converters in order to drive columns of an LCD display. Embodiments can provide a full range of voltage output to drive an LCD display without necessitating a full range amplifier configuration. Further, many specific embodiments can be realized in smaller space on an IC chip than in conventional technologies.Type: ApplicationFiled: October 6, 2003Publication date: July 8, 2004Applicant: Winbond Electronics CorporationInventors: Tim Blankenship, Stephen Bily
-
Patent number: 6756850Abstract: A module including a bias circuit that generates gate bias voltages by resistance dividers creates a problem in that the values of the resistances constituting the bias circuit must be finely adjusted, and accordingly extra trimming tasks are required. The present invention provides current generators that generate currents varying with desired characteristics responsive to a control voltage, independent of variations in transistor threshold voltages, connects output resistors to parallel transistors in respective stages to form current mirror circuits, and supplies currents from the current generators thereto to drive them, instead of supplying dividing voltages.Type: GrantFiled: May 17, 2002Date of Patent: June 29, 2004Assignees: Renesas Technology Corp., Hitachi Communication Systems, Inc.Inventors: Kouichi Matsushita, Tomio Furuya, Fuminori Morisawa, Takayuki Tsutsui, Nobuhiro Matsudaira
-
Patent number: 6753734Abstract: There is disclosed a bias circuit exhibiting good stability over variations in temperature and power supply voltage and capable of generating a plurality of discrete levels of output current for biasing RF power amplifier. In accordance with the invention, the bias circuit includes (1) a master transistor connected to the slave transistor in a current-mirror configuration and having two parallel-connected transistor elements, (2) a switch connected to at least one transistor element to control its operation, and (3) a feedback circuit by which the voltage at the collector of the master transistor may be fed back to control the voltages at the bases of the master transistor and the slave transistor. Moreover, the bias circuit can be operated from a power supply voltage that is just above twice the value of the base-emitter voltage of the transistor in the circuit.Type: GrantFiled: February 4, 2003Date of Patent: June 22, 2004Assignee: Anadigics, Inc.Inventors: Thomas W. Arell, Henry Z. Liwinski
-
Patent number: 6750720Abstract: Between resistors 13, 14 and an NPN bipolar transistor 12 are interposed PNP bipolar transistors 21, 22 forming a current mirror 20 that uses a collector current of the NPN bipolar transistor 12 as a reference current, and determines a collector current of an NPN bipolar transistor 11. This makes possible to design a size ratio A of the PNP bipolar transistors 21, 22 so as to approximate a voltage drop &Dgr;Vb to a value close to zero, and to suppress the voltage drop &Dgr;Vb of the base voltage Vb accordingly to achieve a high power output and high efficiency when a high frequency input signal Pin increases and generates a base rectified current.Type: GrantFiled: June 12, 2002Date of Patent: June 15, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazutomi Mori, Shintarou Shinjo, Hiroyuki Joba, Yoshinori Takahashi, Yukio Ikeda, Tadashi Takagi
-
Patent number: 6747516Abstract: A power controller circuit for a power amplifier stage includes an exponential power control circuit responsive to a power control signal for providing an exponential control current to control power amplifier stage and linear power control circuit responsive to the power control signal for supplementing the exponential control current to the power amplifier stage with a linear control current to produce a composite control current with a reduced and extended slope.Type: GrantFiled: October 30, 2002Date of Patent: June 8, 2004Assignee: Analog Devices, Inc.Inventors: Shuyun Zhang, Robert Jeffery McMorrow
-
Patent number: 6747510Abstract: An upstream amplifier is integrated on a substrate with a digital-to-analog converter (DAC) to form an integrated circuit. In an embodiment, a low-pass filter is also integrated on the substrate. The output signal level of the upstream amplifier is controllable. In embodiments, fine adjustments are made to the output signal level of the upstream amplifier by varying a bias current of the DAC. A software control bit is used to switch between a power-on mode of operation and a power-down mode of operation. The upstream amplifier transmits in a burst mode. The power consumption of the upstream amplifier scales with the amplifier's output signal level. A high degree of matching is attained between the positive and negative paths of the upstream amplifier. This provides high immunity from common-mode disturbances such as substrate noise, clock spurs, and glitches caused by a gain change.Type: GrantFiled: June 7, 2002Date of Patent: June 8, 2004Assignee: Broadcom CorporationInventors: Stephen A. Jantzi, Anilkumar V. Tammineedi, Jungwoo Song, Lawrence M. Burns, Donald G. McMullin, Agnes N. Woo
-
Publication number: 20040090272Abstract: A method and circuits of a high isolation and high-speed buffer amplifier capable to handle frequencies in the GHz range have been achieved. The output to input isolation is primary dependent on the gate-source capacitance of the active buffer transistor. Having two or more in series and by reducing the impedance between them a high isolation can be achieved. The input signals are split in several signal paths and are amplified in the push-pull mode using source follower amplifiers. Then the amplified signals are being combined again. The amplified output current is mirrored applying a multiplication factor. Said method and technology can be used for buffer amplifiers having differential input and differential output or having single input and single output or having differential input and single output. A high reversed biased (output to input) isolation and a reduced quiescent current have been achieved.Type: ApplicationFiled: November 26, 2002Publication date: May 13, 2004Applicant: Dialog Semiconductor GmbH.Inventor: Andreas Sibrai
-
Patent number: 6734720Abstract: A high slew rate operational amplifier circuit of which the through current of its push-pull transistors is substantially zero is disclosed. The operational amplifier circuit preferably comprises an amplifier portion and a push-pull output amplifier including NPN and PNP output transistors. The output of the amplifier portion is transferred to the NPN output transistors base through a PNP driving transistor and to the PNP output transistors base through an NPN driving transistor. The emitters of the driving transistors are connected to respective power supply conductors through respective current sources. The through current reduction is achieved by resistors inserted between the current sources and the corresponding power supply conductors, an NPN transistor so connected with the NPN output transistor as to constitute a current mirror and a PNP transistor so connected with the PNP output transistor as to constitute another current mirror.Type: GrantFiled: August 20, 2002Date of Patent: May 11, 2004Assignee: Denso CorporationInventors: Hiroshi Imai, Takeshi Miki
-
Publication number: 20040085130Abstract: A self-biased cascade amplifier circuit includes first and second transistors connected in series and coupled between a dc voltage source terminal and a common terminal. An input signal terminal is coupled to a control electrode of the first transistor, and an output signal terminal is coupled to an output terminal of the second transistor. An integrated bias circuit is coupled between the dc voltage source terminal and the common terminal for internally biasing both the first and the second transistors without the use of an external bias supply or a direct bias connection to the dc voltage source. This arrangement provides a fully self-biased cascode amplifier circuit having improved performance and a simple and compact configuration.Type: ApplicationFiled: November 4, 2002Publication date: May 6, 2004Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventor: Sifen Luo
-
Patent number: 6731164Abstract: Various methods and apparatuses that multiply the effects of feedback current on an amplifier. In an embodiment, a buffer circuit controls the transition rate on an output pad of the buffer circuit. An amplifier has an input terminal and an output terminal. The output terminal couples to the output pad. A feedback component couples feedback current from the output pad to the input terminal. A current mirror multiplies the effects of the feedback current on the input terminal without increasing the feedback current through the feedback component.Type: GrantFiled: January 3, 2002Date of Patent: May 4, 2004Assignee: Intel CorporationInventor: Robert James Johnston
-
Patent number: 6727758Abstract: A set of class AB output stages are cascaded to provide a class AB device circuit which utilizes relatively small transistors, low power, and virtually eliminates crossover distortion. The input may be powered by a voltage or a current source.Type: GrantFiled: May 28, 2002Date of Patent: April 27, 2004Assignee: Koninklijke Philips Electronics N.V.Inventor: Alok Govil
-
Patent number: 6728494Abstract: A digital electrical signal Vin for transmission is supplied to a transistor Q12, a current compensation circuit 11, and a signal current source 13 to be band-compensated for generating a signal current I0. A predetermined current Id for a constant-current source 14 is subtracted from the signal current I0, and the result is an injection current Iin that drives an LED 15. The current Id is adjusted so that the injection current Iin becomes 0 at the low level. Thus, a signal-to-noise (S/N) ratio in waveform of light outputted from the LED 15 can be improved. Accordingly, the S/N ratio of the transmitted signal can be improved with band compensation.Type: GrantFiled: May 15, 2001Date of Patent: April 27, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazunori Numata, Satoshi Furusawa, Susumu Morikura
-
Patent number: 6724260Abstract: A low power current feedback amplifier having a lower output impedance input stage is provided. To reduce the output impedance, an input stage comprises a closed-loop input buffer. An exemplary input buffer comprises a closed-loop current feedback amplifier configured within the overall current feedback amplifier, wherein the output of the input buffer corresponds to the inverting node of the overall current feedback amplifier. The closed-loop configuration of the input buffer is facilitated by the use of an internal feedback resistor coupled from an inverting input terminal of the input buffer to the output of the input buffer, which corresponds to the inverting input terminal of the overall current feedback amplifier. The closed-loop input buffer realizes a low output impedance since the loop gain reduces the output impedance of the input buffer. With a lower output impedance, the bandwidth of the current feedback amplifier becomes more independent of the gain, even at low current implementations.Type: GrantFiled: November 27, 2002Date of Patent: April 20, 2004Assignee: Texas Instruments IncorporatedInventors: Alan Lee Varner, Ahmad Dashtestani, Joel M. Halbert, Michael A. Steffes
-
Patent number: 6720817Abstract: Two variations of a continuous-time instantaneous companding filter are integrated in a 25 GHz bipolar process. Their −3 dB frequencies are tunable in the ranges of 1-30 MHz and 30-100 MHz. The dc gains are controllable up to 10 dB. The measured dynamic ranges for a 1% total harmonic distorsion are 62.5 dB and 50 dB, for the 30 MHz and 100 MHz filters respectively. At maximum cutoff frequencies, the filters dissipate 6.5 mW from a 1.2 V supply. The filters are simple, common-mode interference-resistant, class AB log-domain integrators, suitable for implementation in low-cost bipolar processes. They are suitable for realizing low-voltage filters with reasonable linearity and signal-to-noise ratio. ALL-NPN low distortion input and output interface stages can be added to the integrators. The filters can be used to realized high-frequency programmable filters.Type: GrantFiled: February 7, 2001Date of Patent: April 13, 2004Assignee: McGill UniversityInventor: Mourad N. El-Gamal
-
Patent number: 6714076Abstract: An op amp includes a pair of buffer amplifiers interposed between the current switch and the output transistors in an output stage based on the Monticelli architecture. The buffer amps buffer the output transistors' gate capacitances, thereby allowing the output transistors to be nearly any desired size without adversely affecting the op amp's dynamic performance. This enables the op amp's compensation capacitors to set the amplifier's bandwidth, and allows the secondary pole to be at a higher frequency. The buffer amplifiers can also provide gain which effectively multiplies the transconductance of the output transistors and further extends out the secondary pole location. In addition, the buffer amplifiers can be used to provide voltage level translation between the current switch and output transistors, which can provide additional headroom for the op amp's gain stage.Type: GrantFiled: October 15, 2002Date of Patent: March 30, 2004Assignee: Analog Devices, Inc.Inventor: Arthur J. Kalb
-
Patent number: 6714081Abstract: An active current bias network that compensates for Hot-Carrier Injection (HCI) induced bias drift, a common phenomenon existing in Metal-Oxide Semiconductor (MOS) transistors and especially in Laterally Diffused MOS (LDMOS) transistors. The active bias network of the present invention first senses the bias current flowing in the targeted transistor and then compares the bias current in the targeted transistor with a stable reference current. The difference between the bias current in the targeted transistor and the reference current is then utilized to adjust the bias of the targeted transistor via a current mirror feedback circuit. The bias current of the targeted transistor then is stable independent of any HCI induced bias changes and changes due to other adverse causes. The sensing MOS transistor used for monitoring bias current is operated in the triode region and has minimum effect on the performance of the targeted transistor.Type: GrantFiled: September 11, 2002Date of Patent: March 30, 2004Assignee: Motorola, Inc.Inventor: Jie Xu
-
Patent number: 6713749Abstract: A Loss Of Signal (LOS) circuit in an opto-electronic receiver circuit. The LOS circuit includes a current to voltage converter and a comparator circuit. The current to voltage circuit receives a current signal including a DC current signal component from a photodetector circuit included in the opto-electronic receiver. The current to voltage receiver generates a voltage signal in response to the DC current signal. The comparator circuit receives the voltage signal from the current to voltage circuit and generates a LOS signal from the voltage signal by comparing the voltage signal to a reference voltage signal.Type: GrantFiled: October 11, 2001Date of Patent: March 30, 2004Assignee: Vitesse Semiconductor CorporationInventors: Adam A. Wu, Balagopal Mayampurath
-
Patent number: 6714080Abstract: A low voltage current mirror circuit (also referred to as a bias circuit) for establishing a plurality of bias voltages from an input current supplied to an input terminal of the circuit includes an input stage, a current stage connected to the input stage, a feedback stage connected to the current stage, a reference bias stage connected to the feedback stage and the current stage. The circuit establishes first and second bias voltages suitable for biasing current sources of a first type, and third and fourth bias voltages suitable for biasing current sources of a second type complementary to the first type. The bias voltages track the input current over variations in at least one of process, temperature and power supply voltage.Type: GrantFiled: November 6, 2002Date of Patent: March 30, 2004Assignee: Broadcom CorporationInventor: Lawrence M. Burns
-
Patent number: 6710661Abstract: The present invention relates to an amplifier CD including a first and a second transistor T1 and T2, connected in series between a power supply terminal VCC and ground terminal. According to the invention the transfer terminal of the first transistor T1 is connected to the bias terminal of the second transistor T2 and forms an input of the amplifier CD, the bias terminal of the first transistor T1 being connected to a reference potential terminal. An amplifier CD in accordance with the invention has low input impedance and a low common-mode output level.Type: GrantFiled: June 3, 2002Date of Patent: March 23, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Fabio Braz, Patrick Leclerc, Lionel Guiraud
-
Patent number: 6680651Abstract: A current mirror for providing a large current ratio and a high output impedance even in radio frequency operation and a differential amplifier including the same are provided. The current mirror includes a current source for supplying a reference current, a reference transistor, an output transistor, and a proportional-to-absolute temperature (PTAT) voltage generator. The current source has a first terminal connected to a first reference voltage and a second terminal. The reference transistor has a control electrode, a first current carrying electrode connected to the second terminal of the current source, and a second current carrying electrode connected to a second reference voltage. The output transistor has a control electrode, a first current carrying electrode connected to an output terminal to which a mirrored current flows, and a second current carrying electrode connected to the second reference voltage.Type: GrantFiled: April 26, 2002Date of Patent: January 20, 2004Assignee: Samsung Electronics Co., Ltd.Inventor: Hyun-seok Kim
-
Patent number: 6664941Abstract: An amplifier circuit including an input stage and an output stage which are cascade-connected between a signal input terminal to which an input signal is input and a signal output terminal to which a capacitive load is connected, and which includes at least an input amplification stage and an output amplification stage, and a resistor circuit including at least a resistor inserted between the output terminal of the output amplification stage and the signal output terminal.Type: GrantFiled: July 8, 2002Date of Patent: December 16, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuro Itakura, Takeshi Shima
-
Patent number: 6646481Abstract: Improved techniques for controlling current flow in an amplifier circuit provide steering of analog outputs of digital to analog converters and a full range of voltage output without necessitating a full range amplifier configuration and can be realized in a small space on an IC chip.Type: GrantFiled: October 4, 2001Date of Patent: November 11, 2003Assignee: Winbond Electronics CorporationInventors: Tim Blankenship, Stephen Bily
-
Patent number: 6642792Abstract: A differential amplifier circuit section (10), which realizes a reduction in power consumption of a signal amplification device, converts an input voltage signal into a current signal and then outputs the signal to a current mirror circuit section (12). Because an input-side current path of the current mirror circuit section (12) does not include a resistor and a current signal is not converted into a current signal at an output terminal (14) of the differential amplifier circuit section (10), a power supply voltage (VDD) can be reduced to the value of product of source-drain voltages of transistors (MP2, MN2, and MN3). The current signal supplied to the input-side current path of the current mirror circuit section (12) is mirrored in the output-side current path and is then converted into a voltage signal through a resistor (RL) disposed in the path to be generated from an output terminal (18).Type: GrantFiled: March 21, 2002Date of Patent: November 4, 2003Assignee: Sanyo Electric Co., Ltd.Inventors: Seiji Takeuchi, Tatsuya Takahashi
-
Publication number: 20030201831Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: ApplicationFiled: June 2, 2003Publication date: October 30, 2003Inventors: David Hall Whitney, Chau Cuong Tran
-
Publication number: 20030189462Abstract: A trans-conductance filter circuit with an expanded cut-off frequency range is provided. The cut-off frequency of a trans-conductance filter circuit is changed by varying the current mirror ratio of a current mirror circuit. This mirror ratio is varied by changing the output current of a constant current source, or by switching among the respective action states of multiple transistors the actions of which are invoked within constant current regions. The variable cut-off frequency range can be expanded without losing the constant current attributes of the transistors.Type: ApplicationFiled: March 6, 2003Publication date: October 9, 2003Applicant: FUJITSU LIMITEDInventor: Kouji Okada
-
Patent number: 6630866Abstract: The present invention provides an high beta, high speed operational amplifier output stage (100). The advantages of the operational amplifier output stage over conventional methods disclosed is up to &bgr;2 rather than a single beta. The present invention achieves this using an pre-driver sub-stage (122) having a plurality of translinear loops so that there is no net signal loss to the final sub-stage (123). The output of the disclosed operational amplifier output stage takes the form: &dgr;Io≈&bgr;n*&bgr;p*&dgr;Iin. When used with a localized feedback circuitry, speed performance is increased and bandwidth is extended.Type: GrantFiled: December 3, 2001Date of Patent: October 7, 2003Assignee: Texas Instruments IncorporatedInventors: Neil Gibson, Marco Corsi, Tobin Hagan
-
Publication number: 20030184386Abstract: A low power current feedback amplifier having a lower output impedance input stage is provided. To reduce the output impedance, an input stage comprises a closed-loop input buffer. An exemplary input buffer comprises a closed-loop current feedback amplifier configured within the overall current feedback amplifier, wherein the output of the input buffer corresponds to the inverting node of the overall current feedback amplifier. The closed-loop configuration of the input buffer is facilitated by the use of an internal feedback resistor coupled from an inverting input terminal of the input buffer to the output of the input buffer, which corresponds to the inverting input terminal of the overall current feedback amplifier. The closed-loop input buffer realizes a low output impedance since the loop gain reduces the output impedance of the input buffer. With a lower output impedance, the bandwidth of the current feedback amplifier becomes more independent of the gain, even at low current implementations.Type: ApplicationFiled: November 27, 2002Publication date: October 2, 2003Applicant: Texas Instruments IncorporatedInventors: Alan L. Varner, Ahmad Dashtestani, Joel M. Halbert, Michael A. Steffes
-
Patent number: 6624701Abstract: A current amplifier includes an input branch having a first input; an output branch coupled to said input branch; a bias branch suitable for biasing said input branch. The input branch comprises at least one switch commanded by a first bias voltage supplied by said bias branch so as to substantially block the current flowing in said input branch and consequently substantially block the current flowing in said output branch when the current applied to said first input is null.Type: GrantFiled: August 31, 2001Date of Patent: September 23, 2003Assignee: STMicroelectronics S.r.l.Inventor: Francesco Chrappan Soldavini
-
Patent number: 6617928Abstract: The bias control selectively provides for bias of a power amplifier based upon a bandgap voltage generated by the bias control, or by a bias voltage external to the bias control. A controller controls the selection of either the bandgap voltage or external bias voltage. The bias control is fabricated in a first semiconductor material capable of operating at low voltage supply levels, such as complementary metal oxide semiconductor (CMOS) material and may be fabricated on an integrated circuit common with a power amplifier.Type: GrantFiled: October 5, 2001Date of Patent: September 9, 2003Assignee: Skyworks Solutions, Inc.Inventors: Hugh J. Finlay, Mark Bloom, Thomas Fowler
-
Patent number: 6617915Abstract: A low power wide swing current mirror circuit wherein the signal current is separated from the bias current, and a bias current sink is connected in parallel with a current mirror so as to shunt the bias current to the circuit common.Type: GrantFiled: October 24, 2001Date of Patent: September 9, 2003Assignee: Zarlink Semiconductor (U.S.) Inc.Inventor: Reghu Rajan
-
Patent number: 6605998Abstract: A linear transconductance amplifier which is easily implemented with LSI and superior in a frequency characteristic. The linear transconductance amplifier includes N-channel MOS transistors M1, M2, M3 and M4 having their sources grounded, a current mirror circuit 1 for outputting a constant current 4Ib, and a current mirror circuit 2 in which the ratio between the input current and the output current is 2:1. Gates of the MOS transistors M1 and M3 are connected to each other to constitute an input terminal IN1. The constant current 4Ib is separated into two currents, one of which is the sum ISQ+ of the drain currents ID3 and ID4 of the MOS transistors M3 and M4 and the other of which is the input current ISQ− of the current mirror circuit 2. The sum of the drain current ID1 of the MOS transistor M1 and the output current ISQ−/2 of the current mirror circuit 2 determine the differential output current I+.Type: GrantFiled: June 7, 2002Date of Patent: August 12, 2003Assignee: NEC Electronics CorporationInventor: Katsuji Kimura
-
Patent number: 6606001Abstract: There is disclosed high-speed current-mirror circuitry and methods of operating the same. An exemplary impedance-peaking current mirror comprises a N-channel drive transistor and a N-channel mirror transistor. The N-channel drive transistor has a source coupled to ground, a drain coupled to a current source and a gate coupled to the drain via a series connection of a resistor and an inductor. The N-channel mirror transistor has a source coupled to ground, a gate coupled to the drain of the N-channel drive transistor, and a drain coupled to a positive power supply via an impedance load.Type: GrantFiled: October 25, 2001Date of Patent: August 12, 2003Assignee: National Semiconductor CorporationInventors: Ramsin M. Ziazadeh, Jitendra Mohan, Devnath Varadarajan, Vjay Ceekala
-
Patent number: 6603358Abstract: The integrated circuit includes a power FET for generating an output voltage, a pilot FET for sensing current through the power driving device and generating a reference voltage, and an amplifier circuit for comparing the reference voltage of the pilot device with the output voltage of the power driving device. The amplifier circuit includes a differential pair of matched bipolar junction transistors (BJTs) having a common base. A first BJT of the differential pair being diode-connected. The amplifier circuit controls the gates of the power FET and the pilot FET.Type: GrantFiled: August 13, 2001Date of Patent: August 5, 2003Assignee: Intersil Americas Inc.Inventors: William Shearon, Salomon Vulih, Donald Preslar