Making Plural Separate Devices Patents (Class 438/110)
-
Patent number: 7879691Abstract: Exemplary embodiments provide methods and systems for assembling electronic devices, such as integrated circuit (IC) chips, using a release member having a phase change material. Specifically, IC elements/components can be selectively received, stored, inspected, repaired, and/or released in a scalable manner during the assembly of IC chips by inducing phase change of the phase change material. The release member can be flexible or rigid. In some embodiments, the release member can be used for a low cost placement of the IC elements in combination with an SOI (silicon on insulator) wafer and/or an intermediate transfer member. In other embodiments, the release member can be used for a low cost placement of the IC elements in combination with a release wafer.Type: GrantFiled: September 24, 2008Date of Patent: February 1, 2011Assignee: Eastman Kodak CompanyInventors: Roger S. Kerr, Timothy J. Tredwell, Seung-Ho Baek
-
Patent number: 7882482Abstract: A layout method that enables a high power switch mode voltage regulator integrated circuit to generate a large output current and achieve substantially low switching loss is disclosed. The layout method includes forming an array of switching elements on a semiconductor die, each switching element including a plurality of discrete transistors configured to have a substantially reduced ON resistance; and forming a plurality of gate driver circuits on the same die among the switching elements, all using a single metal process. Each gate driver circuit placed substantially close to and dedicated to drive only one switching element so that the gate coupling capacitance resistance product is substantially reduced.Type: GrantFiled: October 12, 2007Date of Patent: February 1, 2011Assignee: Monolithic Power Systems, Inc.Inventor: Paul Ueunten
-
Patent number: 7874474Abstract: A self-assembly process is disclosed for integrating free standing microcomponents onto a template having a plurality of binding sites, an interconnect network, and trapping structures disposed downstream of the binding sites. The self-assembly is accomplished by flowing a fluid medium containing the microcomponents over the template such that some of the microcomponents are trapped at binding sites. The template may be simultaneously (or subsequently) heated to melt a binder such as a solder spot at each of the binding sites, and then cooled to connect the trapped microcomponents to the interconnect network. In one embodiment, removable blocking elements are disposed upstream of some of the binding sites, for example formed from photoresist. After assembling a first set of microcomponents, the blocking elements are removed, and a second set of microcomponents in a fluid medium are flowed over the template for assembly into the newly unblocked binding sites.Type: GrantFiled: January 22, 2009Date of Patent: January 25, 2011Assignee: University of WashingtonInventors: Samuel Kim, Ehsan Saeedi, Babak Amirparviz
-
Patent number: 7875481Abstract: It is made possible to provide a highly integrated, thin apparatus can be obtained, even if the apparatus contains MEMS devices and semiconductor devices. A semiconductor apparatus includes: a first chip comprising a MEMS device formed therein; a second chip comprising a semiconductor device formed therein; and an adhesive layer bonding a side face of the first chip to a side face of the second chip, and having a lower Young's modulus than the material of the first and second chips.Type: GrantFiled: August 28, 2008Date of Patent: January 25, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yutaka Onozuka, Hiroshi Yamada, Hideyuki Funaki, Kazuhiko Itaya
-
Patent number: 7875528Abstract: A method, system and program product for bonding two circuitry-including semiconductor substrates, and a related stage, are disclosed. In one embodiment, a method of bonding two circuitry-including substrates includes: providing a first stage for holding a first circuitry-including substrate and a second stage for holding a second circuitry-including substrate; identifying an alignment mark on each substrate; determining a location and a topography of each alignment mark using laser diffraction; creating an alignment model for each substrate based on the location and topography the alignment mark thereon; and bonding the first and second circuitry-including substrates together while aligning the first and second substrate based on the alignment model.Type: GrantFiled: February 7, 2007Date of Patent: January 25, 2011Assignee: International Business Machines CorporationInventors: Douglas C. La Tulipe, Jr., Steven E. Steen, Anna W. Topol
-
Patent number: 7868438Abstract: Multi-chip package includes first through Nth semiconductor chips, each of which includes an input/output pad, an input/output driver coupled to the input/output pad, and an internal circuit. Each of the first through Nth semiconductor chips includes an internal pad for coupling the internal input/output driver and the internal circuit. The internal pads of the first through Nth semiconductor chips are coupled to each other such as via a common pad installed at a substrate. The input/output pad of the first semiconductor chip directly receives an input/output signal transmitted via a corresponding pin of the multi-chip package. The second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads coupled to each other. The multi-chip package can improve signal compatibility by maintaining a parasitic load of a pin to at least the level of a single chip, when a signal is transmitted to the pin at high speed.Type: GrantFiled: September 26, 2008Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Se So, Dong-Ho Lee, Hyun-Soon Jang
-
Patent number: 7868766Abstract: A Radio Frequency Identification (RFID) tag. The RFID tag comprises a flexible substrate and an integrated circuit embedded within the flexible substrate. The top surface of the integrated circuit is coplanar with the flexible substrate. At least one conductive element is formed on the flexible substrate. The conductive element is electrically connected to the integrated circuit. The conductive element serves as an antenna for the RFID tag.Type: GrantFiled: February 5, 2009Date of Patent: January 11, 2011Assignee: Alien Technology CorporationInventors: Glenn W. Gengel, Mark A. Hadley, Tom Pounds, Kenneth D. Schatz, Paul S. Drzaic
-
Patent number: 7868765Abstract: A display label, having a display section on a surface thereof and an adhesive surface on a back surface thereof, and an IC tag, provided with an antenna coil and an IC chip so as to transmit information through non-contact communication, are prepared. After writing information on the IC chip, reading test is applied, so as to separate non-defective ID tags and defective ID tags. After printing addition display on the surface of the display label, a non-defective ID tag is adhered on an adhesive surface thereof, so as to form an RFID label. Then the RFID label is affixed to an object-to-affix such as a container. An affixing method of an RFID label and its affixing method are provided, wherein an ID tag is less likely to be damaged, since the ID tag is not adhered on a display label while printing additional display.Type: GrantFiled: May 18, 2005Date of Patent: January 11, 2011Assignees: Iwata Label Co., Ltd, Miyake, Inc.Inventors: Katsumasa Ishihara, Takaaki Mizukawa
-
Patent number: 7863719Abstract: A semiconductor device of the invention includes a semiconductor substrate having a first insulating section formed on one surface thereof. A first conductive section is disposed on the one surface of the semiconductor substrate. A second insulating section is superimposed over the first insulating section and covers the first conductive section. A second conductive section is superimposed over the second insulating section. A third insulating section is disposed over the second insulating section and covers the second conductive section. These first conductive section, second insulating section, second conductive section, third insulating section, and terminal altogether constitute a structure. A third opening is formed between adjacent structures. The third opening is formed passing through the third and second insulating sections to expose the first insulating section.Type: GrantFiled: August 2, 2010Date of Patent: January 4, 2011Assignee: Fujikura Ltd.Inventor: Koji Munakata
-
Patent number: 7863161Abstract: In a method of cutting a wafer, a supporting member is attached to an upper surface of the wafer on which semiconductor chips are formed. An opening is formed at a lower surface of the wafer along a scribe lane of the wafer. The lower surface of the wafer may be plasma-etched to reduce a thickness of the wafer. A tensile tape may be attached to the lower surface of the wafer. Here, the tensile tape includes sequentially stacked tensile films having different tensile modules. The supporting member is then removed. The tensile tape is cooled to increase the tensile modules between the tensile films. The tensile tape is tensed until the tensile films are cut using the tensile modules difference to separate the tensile tape from the semiconductor chips. Thus, the lower surface of the wafer may be plasma-etched without using an etching mask.Type: GrantFiled: June 13, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Sang Chan, Jun-Young Ko, Wha-Su Sin, Jae-Yong Park
-
Publication number: 20100327433Abstract: An integrated circuit package includes a decoupling capacitor. The integrated circuit package also includes a packaging substrate. The decoupling capacitor is at least partially embedded in the packaging substrate. The integrated circuit package further includes a die mounted to the packaging substrate. The die is coupled to the decoupling capacitor. The die receiving substantially instantaneous current from the decoupling capacitor.Type: ApplicationFiled: June 25, 2009Publication date: December 30, 2010Applicant: QUALCOMM INCORPORATEDInventors: Fifin Sweeney, Mario Francisco Velez, Yuancheng Christopher Pan, Shiqun Gu
-
Patent number: 7858512Abstract: A packaging technique for electronic devices includes wafer fabrication of flexible contacts on the bottom surface of the substrate underneath the active circuit. Inherently reliable contacts suitable for a variety of devices can be formed via a simple fabrication process with good wafer packing density. For one embodiment, a trench is formed from the back of the substrate, exposing an upper conductive layer on the top surface. A standoff is formed on the bottom surface of the substrate. A lower conductive layer is formed that runs from and electrically connects with the exposed portion of the upper conductive layer onto the substrate standoff. The standoff is removed, releasing the formed conductors, resulting in a flexible contact.Type: GrantFiled: June 26, 2008Date of Patent: December 28, 2010Assignee: Wafer-Level Packaging Portfolio LLCInventor: Phil P. Marcoux
-
Patent number: 7858438Abstract: A semiconductor device has a chip, a first bump electrode, a conductive wire and a second bump electrode. The chip has at least one contact pad, and the first bump electrode is formed on the contact pad. The conductive wire is disposed on an active surface of the chip and electrically connected to the first bump electrode. The second bump electrode is formed on the conductive wire, and the second bump electrode is not disposed over any contact pad of the chip. In addition, a method for packaging a chip and an IC package are also disclosed.Type: GrantFiled: June 13, 2007Date of Patent: December 28, 2010Assignee: Himax Technologies LimitedInventors: Chien-Ru Chen, Ying-Lieh Chen
-
Patent number: 7858446Abstract: A sensor-type semiconductor package and a fabrication method thereof are provided. The fabrication method of the sensor-type semiconductor package includes steps of: providing a wafer having sensor chips; attaching light-permeable bodies to the sensor chips, wherein each light-permeable body has a covering layer and an adhesive layer; singulating the wafer so as to obtain a plurality of separated sensor chips with the light-permeable bodies attached thereon; attaching and electrically connecting the separated sensor chips to a substrate module having substrates, forming an encapsulant encapsulating the sensor chips and the light-permeable bodies; cutting the encapsulant along edges of the light-permeable bodies to a depth at least corresponding the bottom edges of the covering layers; removing the covering layers with the encapsulant mounted thereon to expose the light-permeable bodies; and cutting between the substrates to obtain a plurality of sensor-type semiconductor packages.Type: GrantFiled: November 2, 2007Date of Patent: December 28, 2010Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Tse-Wen Chang, Chang-Yueh Chan, Cheng-Yi Chang
-
Publication number: 20100323475Abstract: An integrally packaged optronic integrated circuit device (310) including an integrated circuit die (322) containing at least one of a radiation emitter and radiation receiver and having top and bottom surfaces formed of electrically insulative and mechanically protective material, at least one of the surfaces (317) being transparent to radiation, and electrically insulative edge surfaces (314) having pads.Type: ApplicationFiled: August 20, 2010Publication date: December 23, 2010Applicant: Tessera Technologies Hungary Kft..Inventor: Avner Badehi
-
Patent number: 7855103Abstract: A wirebond structure includes a copper pad formed on or in a surface of a microelectronic die. A conductive layer is included in contact with the copper pad and a bond wire is bonded to the conductive layer. The conductive layer is formed of a material to provide a stable contact between the bond wire and the copper pad in at least one of an oxidizing environment and an environment with temperatures up to at least about 350° C.Type: GrantFiled: May 27, 2008Date of Patent: December 21, 2010Assignee: Intel CorporationInventors: Robert J. Gleixner, Donald Danielson, Patrick M. Paluda, Rajan Naik
-
Publication number: 20100317154Abstract: A semiconductor device includes a semiconductor constituent provided with a semiconductor substrate and a plurality of electrodes for external connection provided under the semiconductor substrate. A lower-layer insulating film is provided under and around the semiconductor constituent. A plurality of lower-layer wirings are electrically connected to the electrodes for external connection of the semiconductor constituent, and provided under the lower-layer insulating film. An insulation layer is provided on the lower-layer insulating film in the periphery of the semiconductor constituent. An upper-layer insulating film is provided on the semiconductor constituent and the Insulation layer. A plurality of upper-layer wirings are provided on the upper-layer insulating film. A base plate on which the semiconductor constituent and the insulation layer are mounted is removed.Type: ApplicationFiled: August 3, 2010Publication date: December 16, 2010Applicant: Casio Computer Co., Ltd.Inventor: Hiroyasu Jobetto
-
Patent number: 7846775Abstract: Techniques for forming micro-array style packages are disclosed. A matrix of isolated contact posts are placed on an adhesive carrier. Dice are then mounted (directly or indirectly) on the carrier and each die is electrically connected to a plurality of associated contacts. The dice and portions of the contacts are then encapsulated in a manner that leaves at least bottom portions of the contacts exposed to facilitate electrical connection to external devices. The encapsulant serves to hold the contacts in place after the carrier has been removed.Type: GrantFiled: May 23, 2005Date of Patent: December 7, 2010Assignee: National Semiconductor CorporationInventors: Shaw Wei Lee, Nghia Thuc Tu, Sadanand R. Patil
-
Patent number: 7846771Abstract: A carrier for a stacked-type semiconductor device includes an accommodating section for accommodating stacked semiconductor devices, guide portions guiding the stacked semiconductor devices, and grooves through which a fluid may flow to the accommodating section and to sides of the stacked semiconductor devices. These grooves facilitate the flow of gas or liquid on the sides of the accommodating sections, and it is thus expected that the flow of hot wind during the reflow process and cleaning liquid during the cleaning process can be facilitated. This improves the production yield and the cleaning effects. Holes for connecting the accommodating section to the outside may be provided at corners of the accommodating section. Gas may be guided from the lower side of the accommodating section, so that heat can be efficiently applied to the semiconductor devices and bonding failures therebetween can be reduced.Type: GrantFiled: July 1, 2008Date of Patent: December 7, 2010Assignee: Spansion LLCInventors: Koji Taya, Kouichi Meguro, Junichi Kasai, Yasuhiro Shinma, Masanori Onodera, Junji Tanaka, Murugasan Manikam Achari
-
Patent number: 7843050Abstract: Microelectronic die packages, stacked systems of die packages, and methods of manufacturing them are disclosed herein. In one embodiment, a system of stacked packages includes a first die package having a bottom side, a first dielectric casing, and first metal leads; a second die package having a top side attached to the bottom side of the first package, a dielectric casing with a lateral side, and second metal leads aligned with and projecting towards the first metal leads and including an exterior surface and an interior surface region that generally faces the lateral side; and metal solder connectors coupling individual first leads to individual second leads. In a further embodiment, the individual second leads have an “L” shape and physically contact corresponding individual first leads. In another embodiment, the individual second leads have a “C” shape and include a tiered portion that projects towards the lateral side of the second casing.Type: GrantFiled: September 28, 2007Date of Patent: November 30, 2010Assignee: Micron Technology, Inc.Inventors: Meow Koon Eng, Yong Poo Chia, Suan Jeung Boon
-
Patent number: 7842541Abstract: A method includes forming a substrate layer, the substrate layer including a circuit pattern having terminals and bump pads. A stiffener is formed, the stiffener including via apertures having electrically conductive via aperture sidewalls and an electronic component opening. The stiffener is attached to the substrate layer. The electrically conductive via aperture sidewalls are electrically connected to the terminals. An electronic component is mounted to the bump pads and within the electronic component opening thus minimizing the height of the package. Further, the stiffener minimizing undesirable bending of the package and acts as an internal heat sink.Type: GrantFiled: September 24, 2008Date of Patent: November 30, 2010Assignee: Amkor Technology, Inc.Inventors: Sukianto Rusli, Ronald Patrick Huemoeller, Bob Shih-Wei Kuo, Lee John Smith
-
Patent number: 7838337Abstract: A semiconductor device is fabricated by providing a carrier for supporting the semiconductor device. A first semiconductor die is mounted to the carrier. The first semiconductor die has a contact pad. A first dummy die is mounted to the carrier. The first dummy die has a through-silicon via (TSV). The first semiconductor die and the first dummy die are encapsulated using a wafer molding material. A first interconnect structure is formed over the first semiconductor die and the first dummy die. The first interconnect structure is connected to the contact pad of the first semiconductor die and the TSV of the first dummy die. The carrier is removed and a second interconnect structure is formed over the first semiconductor die and the first dummy die. The second interconnect structure is connected to the TSV of the first dummy die. A semiconductor package is connected to the second interconnect structure.Type: GrantFiled: December 1, 2008Date of Patent: November 23, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Pandi Chelvam Marimuthu, Nathapong Suthiwongsunthorn, Il Kwon Shim, Kock Liang Heng
-
Patent number: 7838338Abstract: A fabricating process of a thermal enhanced substrate is provided for fabricating thermal conduction blocks to increase the heat dissipation area. A metallic substrate having a first surface and a second surface opposite to the first surface is provided. A first shallow trench with a first depth is then formed on the first surface. A second shallow trench with a second depth is formed on the second surface, and a deep trench penetrating the first shallow trench and the second shallow trench is formed, where the metallic substrate is separated into many thermal conduction blocks by the deep trench. At least one metallic layer and at least one insulating material are laminated on the thermal conduction blocks, and the insulating material is filled into the deep trench and covers the thermal conduction blocks.Type: GrantFiled: April 23, 2010Date of Patent: November 23, 2010Assignee: Subtron Technology Co., Ltd.Inventor: Tzu-Shih Shen
-
Patent number: 7838983Abstract: The present invention connects a first wiring portion located at one side of a substrate and a second wiring portion located at the other side. A side electrode connected to the first wiring portion is formed, and the second wiring portion is formed on an insulating layer formed on the substrate. An exposed end of the second wiring portion formed when singulated into individual semiconductor package and the side electrode are wired by ink jet system using nano metal particles. Particularly, when copper is used, the wiring by the ink jet system is performed by the reduction of a metal surface oxidation film and/or removal of organic matters by atomic hydrogen.Type: GrantFiled: April 4, 2006Date of Patent: November 23, 2010Assignee: Kyushu Institute of TechnologyInventor: Masamichi Ishihara
-
Patent number: 7838331Abstract: A device separated from a wafer includes: a chip having a sidewall, which is provided by a dicing surface of the wafer in a case where the device is separated from the wafer; and a protection member disposed on the sidewall of the chip for protecting the chip from being contaminated by a dust from the dicing surface. In the device, the dicing surface of the wafer is covered with the protection member so that the chip is prevented from contaminated with the dust.Type: GrantFiled: November 14, 2006Date of Patent: November 23, 2010Assignee: Denso CorporationInventors: Atsushi Komura, Tetsuo Fujii, Muneo Tamura, Makoto Asai
-
Publication number: 20100289135Abstract: A semiconductor chip package is disclosed. One embodiment provides at least one semiconductor chip including contact elements on a first surface of the chip. An encapsulation layer covers the semiconductor chip. A metallization layer is applied above the first surface of the chip and the encapsulation layer. The metallization layer includes contact areas connected with the contact elements of the chip. External pins are connected with the contact areas.Type: ApplicationFiled: May 15, 2009Publication date: November 18, 2010Applicant: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer
-
Patent number: 7833829Abstract: A Micro ElectroMechanical Systems device according to an embodiment of the present invention is formed by dicing a MEMS wafer and attaching individual MEMS dies to a substrate. The MEMS die includes a MEMS component attached to a glass layer, which is attached to a patterned metallic layer, which in turn is attached to a number of bumps. Specifically, the MEMS component on the glass layer is aligned to one or more bumps using windows that are selectively created or formed in the metallic layer. One or more reference features are located on or in the glass layer and are optically detectable. The reference features may be seen from the front surface of the glass layer and used to align the MEMS components and may be seen through the windows and used to align the bumps. As an end result, the MEMS component may be precisely aligned with the bumps via optical detection of the reference features in the glass layer.Type: GrantFiled: October 28, 2008Date of Patent: November 16, 2010Assignee: Honeywell International Inc.Inventors: Mark Eskridge, Galen Magendanz
-
Patent number: 7830020Abstract: An integrated circuit package system that includes: providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system; stacking a first device, a second device, and a third device between and over the electrical interconnect system; connecting the first device and the second device to the inner lead-finger system; and connecting the third device to the outer lead-finger system.Type: GrantFiled: June 21, 2007Date of Patent: November 9, 2010Assignee: Stats Chippac Ltd.Inventors: Frederick Rodriguez Dahilig, Sheila Marie L. Alvarez, Antonio B. Dimaano, Jr., Dioscoro A. Merilo
-
Patent number: 7824962Abstract: A method for fabricating an integrated circuit including forming a first trench in a rear side of a semiconductor wafer, wherein the first trench has a depth extending partially through a thickness of the semiconductor wafer, coating the rear side with a layer of coating material, including filling the first trench with the coating material, and forming a second trench in a front side of the semiconductor wafer, wherein the second trench is aligned with and has a width less than a width of the first trench, and wherein the second trench has a depth extending at least through a remaining portion of the semiconductor wafer so as to be in communication with the coating material filling the first trench.Type: GrantFiled: January 29, 2008Date of Patent: November 2, 2010Assignee: Infineon Technologies AGInventors: Franco Mariani, Werner Kroeninger
-
Patent number: 7824945Abstract: A method for making micro-electromechanical system devices includes: (a) forming a sacrificial layer on a device wafer; (b) forming a plurality of loop-shaped through-holes in the sacrificial layer so as to form the sacrificial layer into a plurality of enclosed portions; (c) forming a plurality of cover caps on the sacrificial layer such that the cover caps respectively enclose the enclosed portions of the sacrificial layer; (d) forming a device through-hole in each of active units of the device wafer so as to form an active part suspended in each of the active units; and (e) removing the enclosed portions of the sacrificial layer through the device through-holes in the active units of the device wafer.Type: GrantFiled: October 2, 2008Date of Patent: November 2, 2010Assignee: Asia Pacific Microsystems, Inc.Inventors: Tso-Chi Chang, Mingching Wu
-
Publication number: 20100270618Abstract: The present invention provides a production method of a semiconductor device, capable of improving surface flatness of a semiconductor chip formed on a semiconductor substrate and thereby suppressing a variation in electrical characteristics of the semiconductor chip transferred onto a substrate with an insulating surface, and further capable of improving production yield.Type: ApplicationFiled: October 14, 2008Publication date: October 28, 2010Inventors: Michiko Takei, Yutaka Takafuji, Yasumori Fukushima, Kazuhide Tomiyasu, Steven Roy Droes
-
Publication number: 20100273294Abstract: A semiconductor package is disclosed for packaging two adjacent semiconductor dies atop a circuit substrate. The dies are separated from each other along their longitudinal edges with an inter-die distance. An elevation-adaptive electrical connection connects a top metalized contact of die two to the bottom surface of die one while accommodating for elevation difference between the surfaces. The elevation-adaptive electrical connection includes: a) An L-shaped circuit route that is part of the circuit substrate, extending transversely from a die one longitudinal edge and placing an intermediate contact area next to a die two transverse edge. b) An interconnection plate connecting the top metalized contact area of die two with the intermediate contact area while being formed to accommodate for elevation difference between the contact areas.Type: ApplicationFiled: July 8, 2010Publication date: October 28, 2010Inventors: Kai Liu, Ming Sun
-
Patent number: 7820459Abstract: Methods relating to the reconstruction of semiconductor wafers for wafer-level processing are disclosed. Selected semiconductor dice having alignment cavities formed in a surface thereof are placed in contact with liquid, gel or other flowable alignment droplets in a similar pattern protruding from a substrate to position the dice through surface tension interaction. The alignment droplets are then solidified to maintain the positioning and an underfill is disposed between the dice and the fixture to strengthen and maintain the reconstructed wafer. A fixture plate may be used in combination with the underfill to add additional strength and simplify handling. The reconstructed wafer may be subjected to wafer-level processing, wafer-level testing and burn-in being particularly facilitated using the reconstructed wafer. Alignment droplets composed of sacrificial material may be removed from the reconstructed wafer and the resulting void filled to form interconnects or contacts on the resulting dice.Type: GrantFiled: August 28, 2008Date of Patent: October 26, 2010Assignee: Micron Technology, Inc.Inventors: Yong Kian Tan, Wuu Yean Tay
-
Patent number: 7820485Abstract: A method of forming a semiconductor package includes forming a coating over a first device, attaching the first device to a substrate using an adhesive, encapsulating the first device using an encapsulant material, releasing the first device from the substrate using the adhesive, removing a portion of the encapsulant material that is over the first device to expose the coating, and removing the coating over the first device to expose a portion of the first device.Type: GrantFiled: September 29, 2008Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventor: William H. Lytle
-
Patent number: 7821127Abstract: A method and apparatus of fabricating a semiconductor device are disclosed. The semiconductor device may include a buffer chip package having a buffer chip mounted on a buffer chip substrate and at least one memory package mounted on the buffer chip substrate, wherein the at least one memory package may include a plurality of memory chips. Further, the buffer chip package may have a plurality of external connection terminals.Type: GrantFiled: January 13, 2005Date of Patent: October 26, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Joo Lee, Young-Hee Song
-
Publication number: 20100267203Abstract: Method for isolating a flexible film from a support substrate and method for fabricating an electronic device are provided. The method for isolating a flexible film from a support substrate includes providing a substrate with a top surface. A surface treatment is subjected to the top surface of the substrate, forming a top surface with detachment characteristics. A flexible film is formed on the top surface with detachment characteristics. The flexible film within the top surface with detachment characteristics is cut and isolated.Type: ApplicationFiled: October 1, 2009Publication date: October 21, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Dong-Sen CHEN, Hsiao-Fen WEI, Liang-You JIANG, Yu-Yang CHANG
-
Patent number: 7816235Abstract: A semiconductor package includes a rewiring substrate and a semiconductor chip. The semiconductor chip includes: a first face with an active surface including integrated circuit devices and chip contact pads, a second face lying in a plane essentially parallel to the first face and side faces. Each side face of the semiconductor chip lies in a plane essentially perpendicular to the first and second faces. At least one edge between two mutually essentially perpendicular faces of the semiconductor chip includes a surface.Type: GrantFiled: April 23, 2007Date of Patent: October 19, 2010Assignee: Infineon Technologies AGInventors: Kai Chong Chan, Charles Wee Ming Lee, Gerald Ofner
-
Patent number: 7816182Abstract: A multichip integrated circuit apparatus includes first and second integrated circuit die mounted on opposite sides of a leadframe die paddle, with at least one of the integrated circuit die extending further toward the leads than does the die paddle. With this arrangement, the active circuit areas of both integrated circuit die can face in the same direction, and can be wire bonded to the same surfaces of the leads. This avoids wire bonding complications that are often encountered in multichip integrated circuit package designs.Type: GrantFiled: November 30, 2004Date of Patent: October 19, 2010Assignee: STMicroelectronics Asia Pacific Pte. Ltd.Inventors: Kum-Weng Loo, Chek-Lim Kho
-
Patent number: 7816184Abstract: A micromachine device processing method for dividing a functional wafer, which has micromachine devices formed in a plurality of regions demarcated by streets formed in a lattice pattern on a face of the functional wafer, along the streets into the individual micromachine devices, each micromachine device having a moving portion and an electrode, comprising: a cap wafer groove forming step of forming dividing grooves, which have a depth corresponding to a finished thickness of a cap wafer for protecting the face of the functional wafer, along regions in one surface of the cap wafer which correspond to areas of the electrodes of the micromachine devices; a cap wafer joining step of joining the one surface of the cap wafer subjected to the cap wafer groove forming step to the face of the functional wafer at peripheries of the moving portions; a cap wafer grinding step of grinding the other surface of the cap wafer joined to the face of the functional wafer to expose the dividing grooves to the outside; and a cuType: GrantFiled: October 9, 2008Date of Patent: October 19, 2010Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 7816793Abstract: One embodiment of the present invention provides a system for facilitating proximity communication between semiconductor chips. The system includes a base chip and a bridge chip, each of which includes an active face upon which active circuitry and signal pads reside, and a back face opposite the active face. The active face of the bridge chip is bonded to the active face of the base chip. Then, an identified portion of the active face of the bridge chip is thinned via etching and is removed by planarizing the back face of the bridge chip, thereby creating an opening in the bridge chip that exposes a portion of the active face of the base chip.Type: GrantFiled: February 23, 2009Date of Patent: October 19, 2010Assignee: Oracle America, Inc.Inventors: Ashok V. Krishnamoorthy, John E. Cunningham
-
Patent number: 7816794Abstract: An electronic device includes a package substrate made of an insulator, a device chip that is flip-chip mounted on the package substrate, and a seal portion sealing the device chip. The seal portion includes sidewalls made of solder. The whole seal portion including the sidewalls may be made of solder. The electronic device may include a metal layer provided on the seal portion.Type: GrantFiled: December 22, 2005Date of Patent: October 19, 2010Assignee: Fujitsu Media Devices LimitedInventors: Kaoru Sakinada, Takumi Kooriike, Shunichi Aikawa, Osamu Kawachi, Yasufumi Kaneda
-
Publication number: 20100261313Abstract: A method of forming a device stack is presented. The method includes providing a temporary substrate having a temporary mounting surface. A first chip is temporarily mounted to the temporary mounting surface. A first bottom surface of the first chip is temporarily mounted to the temporary mounting surface and a first top surface of the first chip comprises first interconnects. A second chip is stacked on the first chip. The second chip includes second conductive contacts on the second bottom surface. The method also includes bonding the first and second chips together to form the device stack. The second conductive contacts are coupled to the first interconnects. The first bottom surface of the first chip is separated from the substrate to separate the chip stack from the substrate.Type: ApplicationFiled: April 13, 2010Publication date: October 14, 2010Applicant: UNITED TEST AND ASSEMBLY CENTER LTD.Inventors: Chin Hock TOH, Keng Yuen AU, Reynaldo Vincent Hernandez STA AGUEDA, Bee Liang Catherine NG, Librado Amurao GATBONTON, Xue Ren ZHANG, Yi-Sheng Anthony SUN
-
Patent number: 7811853Abstract: Methods directed to avoiding die cracking resulting from die separation are described herein. A method may include providing a substrate including a plurality of dies separated from each other by at least a dielectric material, removing the dielectric material substantially down to the substrate to form gaps between the plurality of dies, and singulating the plurality of dies along the gaps between the plurality of dies.Type: GrantFiled: November 18, 2008Date of Patent: October 12, 2010Assignee: Marvell International Ltd.Inventor: Hsui-Ping Peng
-
Patent number: 7812457Abstract: The semiconductor device 1 has a semiconductor chip 10 (first semiconductor chip) and a semiconductor chip 20 (second semiconductor chip). The semiconductor chip 20 is formed on the semiconductor chip 10. The semiconductor chip 20 is constituted by comprising a semiconductor substrate 22. The semiconductor substrate 22, which is an SOI substrate, is constituted by comprising an insulating layer 34, and a silicon layer 36, which is provided on the insulating layer 34, including a circuit forming region A1. The insulating layer 34 functions as a protective film (a first protective film) covering a lower face (a face opposite to the semiconductor chip 10) of the circuit forming region A1. A protective film 38 (a second protective film) is provided on the semiconductor substrate 22. The protective film 38 covers a side face of the circuit forming region A1.Type: GrantFiled: August 6, 2007Date of Patent: October 12, 2010Assignee: NEC Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 7811842Abstract: Methods for fabricating light-emitting diode (LED) array structures comprising multiple vertical LED stacks coupled to a single metal substrate is provided. The LED array structure may comprise two, three, four, or more LED stacks arranged in any configuration. Each of the LED stacks may have an individual external connection to make a common anode array since the p-doped regions of the LED stacks are all coupled to the metal substrate, or some to all of the n-doped regions of the LED stacks may be electrically connected to create a parallel LED array. Such LED arrays may offer better heat conduction and improved matching of LED characteristics (e.g., forward voltage and emission wavelength) between the individual LED stacks compared to conventional LED arrays.Type: GrantFiled: January 11, 2007Date of Patent: October 12, 2010Assignee: SemiLEDs Optoelectronics Co., Ltd.Inventors: Wen-Huang Liu, Jui-Kang Yen
-
Publication number: 20100252939Abstract: A chip module having a substrate and at least one chip connected to the substrate is provided, the substrate featuring a first main plane of extension and the chip featuring a second main plane of extension, and an acute angle being provided between the first main plane of extension and the second main plane of extension, and the substrate also comprising a mold housing.Type: ApplicationFiled: March 11, 2010Publication date: October 7, 2010Inventors: Stefan Finkbeiner, Frieder Haag, Hans-Peter Baer
-
Publication number: 20100252919Abstract: An electronic device can include a package device structure including a die encapsulated within a packaging material. The package device structure can have a first side and a second side opposite the first side. The electronic device can include a first layer along the first side of the package device structure. The first layer can be capable of causing a first deformation of the package device structure. The electronic device can also include a second layer along the second side of the package device structure. The second layer can be capable of causing a second deformation of the package device structure, the second deformation opposite the first deformation.Type: ApplicationFiled: April 7, 2009Publication date: October 7, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jianwen Xu, Lizabeth Ann Keser, Goerge R. Leal, Betty H. Yeung
-
Patent number: 7807504Abstract: A semiconductor module is disclosed. One embodiment provides a first semiconductor chip having a first contact pad on a first main surface and a second contact pad on a second main surface, a first electrically conductive layer applied to the first main surface, a second electrically conductive layer applied to the second main surface, and an electrically insulating material covering the first electrically conductive layer, wherein a surface of the second electrically conductive layer forms an external contact pad and the second electrically conductive layer has a thickness of less than 200 ?m.Type: GrantFiled: March 20, 2009Date of Patent: October 5, 2010Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Klaus Schiess
-
Patent number: 7805835Abstract: A method for selectively processing a surface tension of a solder mask layer in a circuit board is provided. The method conducts surface tension processing to the flip-chip area and the non-flip-chip area of the solder mask layer in the circuit board. Therefore, the underfill used in packaging configures relative contact angles at the flip-chip area and the non-flip-chip area of the solder mask layer, respectively. In such a way, the present invention is adapted to solve the difficulties of the underfill void bulb and the overflowing contamination at the same time.Type: GrantFiled: May 29, 2008Date of Patent: October 5, 2010Assignee: Kinsus Interconnect Technology Corp.Inventors: Hsien-Ming Dai, Jen-Fang Chang, Jun-Chung Hsu
-
Patent number: 7799610Abstract: Semiconductor devices and stacked die assemblies, and methods of fabricating the devices and assemblies are provided.Type: GrantFiled: October 15, 2007Date of Patent: September 21, 2010Assignee: Micron Technology, Inc.Inventors: Hock Chuan Tan, Thiam Chye Lim, Victor Cher Khng Tan, Chee Peng Neo, Michael Kian Shing Tan, Beng Chye Chew, Cheng Poh Pour