Substrate Dicing Patents (Class 438/113)
-
Publication number: 20140038359Abstract: A method of forming stacked die devices includes attaching first semiconductor die onto a wafer to form a reconstituted wafer, and then bonding second semiconductor die onto the first semiconductor die to form a plurality of singulated stacked die devices on the wafer. A support tape is attached to a bottomside of the second semiconductor die. A dicing tape is attached to the wafer. The wafer is laser irradiated before or after attachment of the dicing tape at intended dicing lanes that align with gaps between the first semiconductor die to mechanically weaken the wafer at the intended dicing lanes, but not cut through the wafer. The dicing tape is pulled to cleave the wafer into a plurality of singulated portions to form a plurality of singulated stacked die devices attached to the singulated wafer portions by the dicing tape. The support tape is removed prior to cleaving.Type: ApplicationFiled: October 4, 2013Publication date: February 6, 2014Applicant: Texas Instruments IncorporatedInventors: Jeffrey Alan West, Margaret Simmons-Matthews, Raymundo M. Camenforte
-
Patent number: 8642385Abstract: The present invention proposes a package for semiconductor device and the fabrication method for integrally encapsulating a whole semiconductor chip within a molding compound. In the semicondcutor device package, bonding pads distributed on the top of the chip are redistributed into an array of redistributed bonding pads located in an dielectric layer by utilizing the redistribution technique. The electrodes or signal terminals on the top of the semiconductor chip are connected to an electrode metal segment on the bottom of the chip by conductive materials filled in through holes formed in a silicon substrate of a semiconductor wafer. Furthermore, the top molding portion and the bottom molding portion seal the semiconductor chip completely, thus providing optimum mechanical and electrical protections.Type: GrantFiled: August 9, 2011Date of Patent: February 4, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Ping Huang, Yueh-Se Ho, Hamza Yilmaz, Jun Lu, Ming-Chen Lu
-
Patent number: 8642381Abstract: A semiconductor wafer has a plurality of first semiconductor die. A second semiconductor die is mounted to the first semiconductor die. A shielding layer is formed between the first and second semiconductor die. An electrical interconnect, such as conductive pillar, bump, or bond wire, is formed between the first and second semiconductor die. A conductive TSV can be formed through the first and second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and electrical interconnect. A heat sink is formed over the second semiconductor die. An interconnect structure, such as a bump, can be formed over the second semiconductor die. A portion of a backside of the first semiconductor die is removed. A protective layer is formed over exposed surfaces of the first semiconductor die. The protective layer covers the exposed backside and sidewalls of the first semiconductor die.Type: GrantFiled: July 16, 2010Date of Patent: February 4, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, DaeSik Choi, Jun Mo Koo
-
Patent number: 8642387Abstract: Described herein is a stacked package using laser direct structuring. The stacked package includes a die attached to a substrate. The die is encapsulated with a laser direct structuring mold material. The laser direct structuring mold material is laser activated to form circuit traces on the top and side surfaces of the laser direct structuring mold material. The circuit traces then undergo metallization. A package is then attached to the metalized circuit traces and is electrically connected to the substrate via the metalized circuit traces.Type: GrantFiled: November 1, 2011Date of Patent: February 4, 2014Assignee: Flextronics AP, LLCInventors: Samuel Tam, Bryan Lee Sik Pong, Dick Pang
-
Patent number: 8642388Abstract: A method for manufacturing LEDs includes following steps: forming circuit structures on a substrate, each circuit structure having a first metal layer and a second metal layer formed on opposite surfaces of the substrate and a connecting section interconnecting the first and second metal layers; cutting through each circuit structure along a middle of the connecting section to form first and second electrical connecting portions insulated from each other via a gap therebetween; arranging LED chips on the substrate and electrically connecting the LED chips to the first and second electrical connecting portions; forming an encapsulation on the substrate to cover the LED chips; and cutting through the substrate and the encapsulation between the first and second electrical connecting portions of neighboring circuit structures to obtain the LEDs.Type: GrantFiled: December 21, 2011Date of Patent: February 4, 2014Assignee: Advanced Optoelectronics Technology, Inc.Inventor: Chao-Hsiung Chang
-
Patent number: 8642397Abstract: A wafer-level semiconductor package method comprising the step of providing a first wafer comprising a plurality of first dies each having a first, a second and a third electrodes formed on its front surface; attaching a second die having a fourth and a fifth electrodes formed on its front surface and a sixth electrode formed at its back surface onto each of the first die of the first wafer with the sixth electrode at the back surface of the second die attached and electrically connected to the second electrode at the front surface of the first die; and cutting the first wafer to singulate individual semiconductor packages.Type: GrantFiled: September 9, 2012Date of Patent: February 4, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue, Ping Huang
-
Patent number: 8642386Abstract: A technique to fabricate a package. A thin wafer supported by a wafer support substrate (WSS) is formed. The WSS-supported thin wafer layer is diced into a plurality of WSS-supported thin dice. A WSS-supported thin die is bonded to a first heat spreader (HS) to form a HS-reinforced thin die.Type: GrantFiled: August 9, 2011Date of Patent: February 4, 2014Assignee: Intel CorporationInventor: Daoqiang Lu
-
Publication number: 20140030850Abstract: A package substrate processing method of dividing a package substrate into a plurality of individual package devices along a plurality of division lines, the package substrate being composed of an electrode plate and a synthetic resin layer formed on the back side of the electrode plate for molding the package devices. The package substrate processing method includes an internal stress relieving step of cutting the electrode plate of the package substrate along a selected one of the division lines to form a relief groove, thereby relieving an internal stress in the package substrate, a resin layer planarizing step of grinding the synthetic resin layer of the package substrate to thereby planarize the synthetic resin layer, and a package substrate dividing step of dividing the package substrate held on a holding table under suction along the division lines.Type: ApplicationFiled: July 22, 2013Publication date: January 30, 2014Applicant: Disco CorporationInventor: Kazuma SEKIYA
-
Publication number: 20140027919Abstract: A semiconductor device which uses a semiconductor chip originally designed for flip chip bonding and is assembled by a wire bonding process to reduce the cost of assembling a semiconductor product. A second electrode pad group and a fourth electrode pad group are located in the central area of the semiconductor chip and a first electrode pad group and a third electrode pad group are located adjacently to the two long sides of the semiconductor chip. The electrode pads of each electrode group are electrically coupled with a plurality of conductive wires. The layouts of the wiring layers formed in an interconnection substrate are modified so that the wire-bonded semiconductor device is the same as a flip-chip-bonded semiconductor device in terms of the positions of input/output signals.Type: ApplicationFiled: July 23, 2013Publication date: January 30, 2014Applicant: Renesas Electronics CorporationInventors: Sadao Nakayama, Yoshihiro Matsuura
-
Publication number: 20140027926Abstract: A semiconductor package is provided, including: a carrier; at least an interposer disposed on the carrier; an encapsulant formed on the carrier for encapsulating the interposer while exposing a top side of the interposer; a semiconductor element disposed on the top side of the interposer; and an adhesive formed between the interposer and the semiconductor element. By encapsulating the interposer with the encapsulant, warpage of the interposer is avoided and a planar surface is provided for the semiconductor element to be disposed thereon, thereby improving the reliability of electrical connection between the interposer and the semiconductor element.Type: ApplicationFiled: April 29, 2013Publication date: January 30, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Wang-Ting Chen, Mu-Hsuan Chan, Yi-Chian Liao, Chun-Tang Lin, Yi-Che Lai
-
Publication number: 20140030851Abstract: An improved method for fabricating a semiconductor device provides a mold having a top portion and a bottom portion. The top portion includes recesses suitable for a cavity and a plurality of protrusions shaped as truncated cones. A thin sheet of compliant inert polymer is placed over the surface of the top portion. A molding compound is introduced into the cavity to form a encapsulation body covering a semiconductor chip and linear arrays of contact pads adjacent to the chip. Each conical protrusion matches a contact pad location. The thin sheet of compliant inert polymer is peeled off the top portion. The mold is opened and the encapsulated semiconductor chip is removed.Type: ApplicationFiled: October 1, 2013Publication date: January 30, 2014Applicant: Texas Instruments IncorporatedInventors: Mark A. Gerber, David N. Walter
-
Patent number: 8637350Abstract: A method of manufacturing a chip-stacked semiconductor package, the method including preparing a base wafer including a plurality of first chips each having a through-silicon via (TSV); bonding the base wafer including the plurality of first chips to a supporting carrier; preparing a plurality of second chips; forming stacked chips by bonding the plurality of second chips to the plurality of first chips; sealing the stacked chips with a sealing portion; and separating the stacked chips from each other.Type: GrantFiled: April 4, 2012Date of Patent: January 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-seok Ahn, Dong-hyeon Jang, Ho-geon Song, Sung-jun Im, Chang-seong Jeon, Teak-hoon Lee, Sang-sick Park
-
Patent number: 8637351Abstract: The invention relates in a general aspect to a method of making vertically protruding elements on a substrate, said elements having a tip comprising at least one inclined surface and an elongated body portion extending between said substrate and said tip. The method comprises an anisotropic, crystal plane dependent etch forming said inclined surface(s); and an anisotropic, non crystal plane dependent etch forming said elongated body portion; combined with suitable patterning processes defining said protruding elements to have a predetermined base geometry.Type: GrantFiled: October 21, 2011Date of Patent: January 28, 2014Assignee: Silex Microsystem ABInventors: Edvard Kälvesten, Thorbjörn Ebefors, Thierry Corman
-
Patent number: 8637977Abstract: A method and apparatus of packaging a semiconductor device with a clip is disclosed. The clip defines a first contact region and a second contact region on a same face of the at least one clip. The chip defines a first face, and a second face opposite to the first face, the first contact region being attached to the first face of the chip and the second contact region being located within a same plane with the second face of the clip.Type: GrantFiled: June 27, 2013Date of Patent: January 28, 2014Assignee: Infineon Technologies AGInventors: Boon Huat Lim, Chee Chian Lim, Yoke Chin Goh
-
Patent number: 8637969Abstract: A method of forming a semiconductor package having a large capacity and a reduced or minimized volume includes: attaching a semiconductor substrate on a support substrate using an adhesive layer, wherein the semiconductor substrate includes a plurality of first semiconductor chips and a chip cutting region, wherein first and second ones of the plurality of first semiconductor chips are separated each other by the chip cutting region, and the semiconductor substrate includes a first surface on which an active area is formed and a second surface opposite to the first surface; forming a first cutting groove having a first kerf width, between the first and second ones of the plurality of first semiconductor chips, so that the semiconductor substrate is separated into a plurality of first semiconductor chips; attaching a plurality of second semiconductor chips corresponding to the first semiconductor chips, respectively, to the plurality of first semiconductor chips; forming a molding layer so as to fill the firstType: GrantFiled: June 3, 2013Date of Patent: January 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Teak-hoon Lee, Won-keun Kim, Dong-hyeon Jang, Ho-geon Song, Sung-jun Im
-
Publication number: 20140021596Abstract: The present invention relates to a semiconductor device packaged at the wafer level such that an entire packaged device is formed prior to separation of individual devices. The semiconductor device package includes a semiconductor chip having one or more bonding pads associated with the chip and a protective layer bonded over the semiconductor chip. An insulation layer is positioned on at least side edges and a lower surface of the semiconductor chip. Interconnection/bump metallization is positioned adjacent one or more side edges of the semiconductor chip and is electrically connected to at least one bonding pad. A compact image sensor package can be formed that is vertically integrated with a digital signal processor and memory chip along with lenses and a protective cover.Type: ApplicationFiled: July 18, 2012Publication date: January 23, 2014Applicant: Hong Kong Applied Science and Technology Research Institute Company LimitedInventors: Yat Kit Tsui, Dan Yang, Pui Chung Law
-
Patent number: 8633089Abstract: An array of semiconductor components, comprising a first plurality of semiconductor components and a second plurality of semiconductor components held on a carrier, is bonded onto one or more substrates. The first plurality of semiconductor components is first located for pick-up by a transfer device, and each semiconductor component comprised in the first plurality of semiconductor components is picked up with the transfer device and is bonded onto a respective bonding position on the one or more substrates. After the first plurality of semiconductor components have been picked up and bonded, the carrier is rotated and the second plurality of semiconductor components is located for pick-up by the transfer device. Thereafter, each semiconductor component comprised in the second plurality of semiconductor components is picked up with the transfer device and is bonded onto a respective bonding position on the one or more substrates.Type: GrantFiled: March 28, 2011Date of Patent: January 21, 2014Assignee: ASM Assembly Automation LtdInventors: Man Chung Ng, Keung Chau
-
Patent number: 8633091Abstract: A chip package includes a substrate having a pad region, a device region, and a remained scribe region located at a periphery of the substrate; a signal and an EMI ground pads disposed on the pad region; a first and a second openings penetrating into the substrate to expose the signal and the EMI ground pads, respectively; a first and a second conducting layers located in the first and the second openings and electrically connecting the signal and the EMI ground pads, respectively, wherein the first conducting layer and the signal pad are separated from a periphery of the remained scribe region, and wherein a portion of the second conducting layer and/or the EMI ground pad extend(s) to a periphery of the remained scribe region; and a third conducting layer surrounding the periphery of the remained scribe region to electrically connect the second conducting layer and/or the EMI ground pad.Type: GrantFiled: March 13, 2013Date of Patent: January 21, 2014Inventors: Chia-Lun Tsai, Tsang-Yu Liu, Chia-Ming Cheng
-
Patent number: 8633037Abstract: A semiconductor device includes a substrate having a main surface and a rear surface, a transistor formed over a side of the main surface, an insulator layer formed over a side of the main surface, an inductor formed over the insulator layer and a side of the main surface, a tape overlapping the inductor and formed over a side of the main surface, and a bonding pad formed over the insulating layer and a side of the main surface. The tape is selectively formed over an area without the bonding pad.Type: GrantFiled: November 7, 2012Date of Patent: January 21, 2014Assignee: Renesas Electronics CorporationInventors: Masayuki Furumiya, Yasutaka Nakashiba
-
Publication number: 20140017843Abstract: Various aspects of the present invention, for example and without limitation, comprise a semiconductor device package and/or method for manufacturing a semiconductor device package. Such a device package may, for example, comprise a MEMS device package.Type: ApplicationFiled: July 9, 2013Publication date: January 16, 2014Inventors: Jong Dae Jung, Dong Hyun Bang, Yung Woo Lee, EunNaRa Cho, Byung Jun Kim
-
Publication number: 20140017854Abstract: A chip package and a fabrication method thereof are provided according to an embodiment of the invention. The chip package contains a semiconductor substrate having a chip. A packaging layer is disposed over the semiconductor substrate. A spacer is disposed between the semiconductor substrate and the packaging layer, wherein a side surface consisting of the semiconductor substrate, the spacer and the packaging layer has a recess section. The method includes forming a plurality of spacers between a plurality of chips of a semiconductor wafer and a packaging layer, wherein each spacer corresponding to each chip is separated from each other and the spacer is shrunk inward from an edge of the chip to form a recess section and dicing the semiconductor wafer along a scribe line between any two adjacent chips to form a plurality of chip packages.Type: ApplicationFiled: September 18, 2013Publication date: January 16, 2014Applicant: XINTEC INC.Inventors: Ching-Yu NI, Chang-Sheng HSU
-
Publication number: 20140015115Abstract: Semiconductor chips are provided. The semiconductor chip includes a semiconductor chip body having an arch-shaped groove in a backside thereof and a non-conductive material pattern filling the arch-shaped groove. Related methods are also provided.Type: ApplicationFiled: December 18, 2012Publication date: January 16, 2014Applicant: SK HYNIX INC.Inventor: Jong Hyun NAM
-
Publication number: 20140015123Abstract: A method (70) of forming sensor packages (20) entails providing a sensor wafer (74) having sensors (30) formed on a side (26) positioned within areas (34) delineated by bonding perimeters (36), and providing a controller wafer (82) having control circuitry (42) at one side (38) and bonding perimeters (46) on an opposing side (40). The bonding perimeters (46) of the controller wafer (82) are bonded to corresponding bonding perimeters (36) of the sensor wafer (74) to form a stacked wafer structure (48) in which the control circuitry (42) faces outwardly. The controller wafer (82) is sawn to reveal bond pads (32) on the sensor wafer (74) which are wire bonded to corresponding bond pads (44) formed on the same side (38) of the wafer (82) as the control circuitry (42). The structure (48) is encapsulated in packaging material (62) and is singulated to produce the sensor packages (20).Type: ApplicationFiled: July 11, 2012Publication date: January 16, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Philip H. Bowles, Paige M. Holm, Stephen R. Hooper, Raymond M. Roop
-
Publication number: 20140008778Abstract: Embodiments of a laminate leadless carrier package are presented. The package includes an optoelectronic chip, a substrate supporting the optoelectronic chip, a plurality of conductive slotted vias, a wire bond pad disposed on the top surface of the substrate, a wire bond coupled to the optoelectronic chip and the wire bond pad and an encapsulation covering the optoelectronic chip, the wire bond, and at least a portion of the top surface of the substrate. The slotted vias provide electrical connections between the top conductive layer and the bottom conductive layer. The substrate includes a plurality of conductive and dielectric layers laminated together including a bottom conductive layer, a top conductive layer, and a dielectric layer between the top and bottom conductive layers. The encapsulation is a molding compound, and the molding compound is pulled back from at least one of the slotted vias.Type: ApplicationFiled: July 10, 2013Publication date: January 9, 2014Inventors: Xianzhu Zhang, Jerry Deleon, Arthur John Barlow
-
Publication number: 20140008634Abstract: There is provided an electrode sheet for organic device capable of, only by cutting, providing desired organic device elements with a high degree of freedom in shape without causing damage, which has both the functions of a supporting base material and an organic semiconductor and also has a superior humidity resistance, oxygen impermeability, flexibility, low resistivity and mass productivity. The electrode sheet for organic device comprises a metal foil; and a plurality of organic semiconductor layers provided apart from each other on said metal foil.Type: ApplicationFiled: January 25, 2012Publication date: January 9, 2014Applicant: MITSUI MINING & SMELTING CO., LTD.Inventor: Yoshinori Matsuura
-
Publication number: 20140008805Abstract: A system and method for manufacturing a packaged component are disclosed. An embodiment comprises forming a plurality of components on a carrier, the plurality of components being separated from each other by kerf regions on a front side of the carrier and forming a metal pattern on a backside of the carrier, wherein the metal pattern covers the backside of the carrier except over regions corresponding to the kerf regions. The method further comprises generating the component by separating the carrier.Type: ApplicationFiled: July 5, 2012Publication date: January 9, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Karl Mayer, Evelyn Napetschnig, Michael Pinczolits, Michael Sternad, Michael Roesner
-
Publication number: 20140011325Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: ApplicationFiled: September 3, 2013Publication date: January 9, 2014Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Shin-Hua CHAO, Chao-Yuan LIU, Hui-Ying HSIEH, Chih-Ming CHUNG
-
Publication number: 20140008770Abstract: A carrier substrate includes a first major face and a second major face opposite the first major face. A diode structure is formed between the first major face and the second major face, which diode structure electrically insulates the first major face from the second major face at least with regard to one polarity of an electrical voltage.Type: ApplicationFiled: February 7, 2012Publication date: January 9, 2014Applicant: OSRAM Opto Semiconductors GmbHInventors: Ewald Karl Michael Günther, Andreas Plößl, Heribert Zull, Thomas Veit, Mathias Kämpf, Jens Dennemarck, Bernd Böhm, Korbinian Perzlmaier
-
Patent number: 8623703Abstract: A silicon device has a flat panel shape which is a polygon in a plan view, and at least one corner of the polygon includes two sides adjacent to each other out of plural sides of the polygon and a corner curve portion connected to the two sides so as to connect the two sides.Type: GrantFiled: January 12, 2012Date of Patent: January 7, 2014Assignee: Seiko Epson CorporationInventors: Shin Takahashi, Junichi Takeuchi
-
Patent number: 8623700Abstract: The present invention provides a quilt packaging system for microchip, a method for making such a quilt packaging system, microchips that may be used in a such a quilt packaging system, and methods for making such microchips.Type: GrantFiled: November 15, 2006Date of Patent: January 7, 2014Assignee: University of Notre Dame du LacInventors: Gary H. Bernstein, Patrick Fay, Wolfgang Porod, Qing Liu
-
Publication number: 20140001647Abstract: A method for making a set of electronic devices is proposed.Type: ApplicationFiled: June 19, 2013Publication date: January 2, 2014Inventors: Agatino Minotti, Maurizio Maria Ferrara
-
Publication number: 20140001629Abstract: Packaged semiconductor die and CTE-engineering die pairs and methods to form packaged semiconductor die and CTE-engineering die pairs are described. For example, a semiconductor package includes a substrate. A semiconductor die is embedded in the substrate and has a surface area. A CTE-engineering die is embedded in the substrate and coupled to the semiconductor die. The CTE-engineering die has a surface area the same and in alignment with the surface area of the semiconductor die.Type: ApplicationFiled: December 21, 2011Publication date: January 2, 2014Inventor: Chuan Hu
-
Patent number: 8617964Abstract: A laser processing method for preventing particles from occurring from cut sections of chips obtained by cutting a silicon wafer is provided. An irradiation condition of laser light L for forming modified regions 77 to 712 is made different from an irradiation condition of laser light L for forming the modified regions 713 to 719 such as to correct the spherical aberration of laser light L in areas where the depth from the front face 3 of a silicon wafer 11 is 335 ?m to 525 ?m. Therefore, even when the silicon wafer 11 and a functional device layer 16 are cut into semiconductor chips from modified regions 71 to 719 acting as a cutting start point, twist hackles do not appear remarkably in the areas where the depth is 335 ?m to 525 ?m, whereby particles are hard to occur.Type: GrantFiled: December 1, 2011Date of Patent: December 31, 2013Assignee: Hamamatsu Photonics K.K.Inventors: Takeshi Sakamoto, Kenichi Muramatsu
-
Patent number: 8617929Abstract: A system on chip comprising a RF shield is disclosed. In one embodiment, the system on chip includes a RF component disposed on a chip, first redistribution lines disposed above the system on chip, the first redistribution lines coupled to I/O connection nodes. The system on chip further includes second redistribution lines disposed above the RF component, the second redistribution lines coupled to ground potential nodes. The second redistribution lines include a first set of parallel metal lines coupled together by a second set of parallel metal lines.Type: GrantFiled: April 26, 2012Date of Patent: December 31, 2013Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Thorsten Meyer, Markus Brunnbauer, Jenei Snezana
-
Patent number: 8617927Abstract: A method and apparatus for mounting microelectronic chips to a thermal heat sink. The chips are arranged in a desired configuration with their active faces all facing a common direction and with their active faces defining a common planar surface for all of said chips. A metallic material is applied to the chip, preferably by electroplating to backsides of the chips, the metallic material being electro-formed thereon and making void-free contact with the backsides of the chips.Type: GrantFiled: November 29, 2011Date of Patent: December 31, 2013Assignee: HRL Laboratories, LLCInventors: Alexandros D. Margomenos, Miroslav Micovic
-
Patent number: 8617928Abstract: Provided is a dicing die-bonding film which is excellent in balance between retention of a semiconductor wafer upon dicing and releasability upon picking up. Disclosed is a dicing die-bonding film comprising a dicing film having a pressure-sensitive adhesive layer on a substrate material, and a die-bonding film formed on the pressure-sensitive adhesive layer, wherein the pressure-sensitive adhesive layer contains a polymer including an acrylic acid ester as a main monomer, 10 to 40 mol % of a hydroxyl group-containing monomer based on the acrylic acid ester, and 70 to 90 mol % of an isocyanate compound having a radical reactive carbon-carbon double bond based on the hydroxyl group-containing monomer, and is also cured by irradiation with ultraviolet rays under predetermined conditions after film formation on the substrate material, and wherein the die-bonding film contains an epoxy resin, and is also bonded on the pressure-sensitive adhesive layer after irradiation with ultraviolet rays.Type: GrantFiled: December 16, 2008Date of Patent: December 31, 2013Assignee: Nitto Denko CorporationInventors: Katsuhiko Kamiya, Takeshi Matsumura, Shuuhei Murata, Hironao Ootake
-
Patent number: 8617930Abstract: The invention provides an adhesive sheet which can be stuck to a wafer at low temperatures of 100° C. or below, which is soft to the extent that it can be handled at room temperature, and which can be cut simultaneously with a wafer under usual cutting conditions; a dicing tape integrated type adhesive sheet formed by lamination of the adhesive sheet and a dicing tape; and a method of producing a semiconductor device using them. In order to achieve this object, the invention is characterized by specifying the breaking strength, breaking elongation, and elastic modulus of the adhesive sheet in particular numerical ranges.Type: GrantFiled: October 24, 2012Date of Patent: December 31, 2013Assignee: Hitachi Chemical Co., Ltd.Inventors: Teiichi Inada, Michio Mashino, Michio Uruno
-
Publication number: 20130341796Abstract: A semiconductor device has external, exposed electrical contacts at an device active face and a semiconductor die, which has internal, electrical contacts at a die active face. The exposed contacts are offset from the internal contacts laterally of the device active face. A redistribution layer includes a layer of insulating material and redistribution interconnectors within the insulating material, the interconnectors connecting with the exposed contacts. A set of conductors connect the internal contacts and the interconnectors. The conductors have oblong, tear drop shaped cross-sections extending laterally of the die active face beyond the respective internal contacts, and contact the interconnectors at positions spaced further apart than the internal contacts. The redistribution layer may be prefabricated using less costly manufacturing techniques such as lamination.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Navas Khan Oratti Kalandar, Chee Seng Foong, Norazham Mohd Sukemi, Kesvakumar V.C. Muniandy
-
Publication number: 20130344658Abstract: A method for manufacturing a semiconductor device includes: preparing a semiconductor wafer including a plurality of semiconductor chips arranged in the shape of a matrix, the semiconductor wafer having a first bump electrode formed on one face thereof; forming a depressed portion on a first face of the semiconductor wafer, the depressed portion partitioning the semiconductor wafer into respective semiconductor chips; placing the first face of the semiconductor wafer onto a support tape; and cutting the semiconductor wafer along the depressed portion from a second face opposite to the first face of the semiconductor wafer by the use of a dicing blade having a width smaller than the width of the depressed portion to thereby divide the semiconductor wafer into a plurality of semiconductor chips.Type: ApplicationFiled: June 21, 2013Publication date: December 26, 2013Inventor: Shinichi SAKURADA
-
Publication number: 20130344657Abstract: In an example embodiment, there is method for assembling semiconductor devices, the method comprises providing a temporary carrier having a plurality device die locations and a boundary edge. Surrounding the device die locations, electrical connection pads are applied. Device die in the plurality of device die locations are mounted; the device die have pad landings electrically coupled to active components with the device die. The pad landings of the device die are wire bonded to corresponding electrical connection pads. With the molding compound flowing to the boundary edge of the temporary carrier, the device die are encapsulated. In a particular example embodiment, the electrical connection pads may be ball bonds.Type: ApplicationFiled: February 18, 2013Publication date: December 26, 2013Applicant: NXP B. V.Inventor: Chi-Feng Wu
-
Publication number: 20130341800Abstract: A method includes forming an electrical connector over a substrate of a wafer, and molding a polymer layer, with at least a portion of the electrical connector molded in the polymer layer. A first sawing step is performed to form a trench in the polymer layer. After the first sawing step, a second sawing step is performed to saw the wafer into a plurality of dies.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Wei Tu, Yian-Liang Kuo, Wen-Hsiung Lu, Hsien-Wei Chen, Tsung-Fu Tsai
-
Publication number: 20130344656Abstract: A method of assembling semiconductor devices includes providing a structure that includes an array of conductive frame members beside an array of apertures and an array of conductive vias that are exposed at a first face and extend towards a second face. An array of semiconductor dies is positioned in the array of apertures with their active faces positioned in the first face of the structure. The assembly is encapsulated from the second face of the structure and a redistribution layer is formed on the first face of the structure and the active faces of the die. Material is removed from the back face of the encapsulated array to expose the vias at the back face for connection through a further redistribution layer formed on the back face to electronic components stacked vertically on the further redistribution layer.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Kesvakumar V.C. Muniandy, Navas Khan Oratti Kalandar, Lan Chu Tan
-
Publication number: 20130337610Abstract: A method of fabricating an electronic component includes: mounting a device chip on an upper surface of an insulative substrate; forming a sealing portion that seals the device chip; cutting the insulative substrate and the sealing portion; and forming a plated layer covering the sealing portion by barrel plating.Type: ApplicationFiled: June 14, 2013Publication date: December 19, 2013Inventors: Yasuyuki ODA, Kaoru SAKINADA, Takashi MIYAGAWA
-
Publication number: 20130337611Abstract: One exemplary disclosed embodiment comprises a semiconductor package including an inside pad, a transistor, and a conductive clip coupled to the inside pad and a terminal of the transistor. A top surface of the conductive clip is substantially exposed at the top of the package, and a side surface of the conductive clip is exposed at a side of the package. By supporting the semiconductor package on an outside pad during the fabrication process and by removing the outside pad during singulation, the conductive clip may be kept substantially parallel and in alignment with the package substrate while optimizing the package form factor compared to conventional packages. The exposed top surface of the conductive clip may be further attached to a heat sink for enhanced thermal dissipation.Type: ApplicationFiled: August 17, 2013Publication date: December 19, 2013Applicant: International Rectifier CorporationInventor: Eung San Cho
-
Publication number: 20130337609Abstract: A package includes a first plated area, a second plated area, a die attached to the first plated area, and a bond coupling the die to the second plated area. The package further includes a molding encapsulating the die, the bond, and the top surfaces of the first and second plated areas, such that the bottom surfaces of the first and second plated areas are exposed exterior to the package. Additional embodiments include a method of making the package.Type: ApplicationFiled: May 29, 2013Publication date: December 19, 2013Applicant: UTAC Thai LimitedInventors: Somchai Nondhasitthichai, Saravuth Sirinorakul, Kasemsan Kongthaworn, Vorajit Suwannaset
-
Publication number: 20130334686Abstract: A carrier-free land grid array (LGA) Integrated Circuit (IC) chip package and a preparation method thereof are provided. The IC chip package includes: an inner pin, an IC chip, a pad, a bonding wire, and a mold cap. The inner pin is designed to be a multi-row matrix form at a front side of the package, and is designed to be an exposed multi-row approximate square-shaped circular gold-plated contacts at a back side; the IC chip is provided on the inner pin, the inner pin is adhered to the IC chip with an adhesive film sheet, the pad on the IC chip is connected to the inner pin by the bonding wire, and the mold cap encircles the adhesive film sheet, the IC chip, the bonding wire, and edges of the inner pin, so as to form a whole circuit. The present invention adopts approximate square-shaped spherical array contacts, thereby having a simple and flexible structure, and achieving a desirable heat-dissipation effect. A cooper lead frame (L/F) has a high yield, and reduces the material cost.Type: ApplicationFiled: December 30, 2010Publication date: December 19, 2013Applicant: TIANSHUI HUATIAN TECHNOLOGY CO., LTD.Inventors: Xiaowei Guo, Wenhai He, Wei Mu, Xinjun Wang
-
Publication number: 20130334706Abstract: A chip package includes a first die with an active surface having at least one die pad positioned thereon; a first adhesive layer having a first surface coupled to the active surface of the first die and a second surface opposite the first surface; and a first dielectric layer having a top surface. A first portion of the top surface of the first dielectric layer is coupled to the second surface of the first adhesive layer. A second portion of the top surface of the first dielectric layer, distinct from the first portion, is substantially free of adhesive.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Inventors: Paul Alan McConnelee, Arun Virupaksha Gowda
-
Publication number: 20130334712Abstract: A method for manufacturing a chip package is provided. The method includes forming a layer over a carrier; forming further carrier material over the layer; selectively removing one or more portions of the further carrier material thereby releasing one or more portions of the layer from the further carrier material; and adhering a chip including one or more contact pads to the carrier via the layer.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Georg Meyer-Berg
-
Patent number: 8609512Abstract: An improved method for singulation of compound electronic devices is presented. Compound electronic devices are manufactured by combining two or more substrates into an assembly containing multiple devices. Presented are methods for singulation of compound electronic devices using laser processing. The methods presented provide fewer defects such as cracking or chipping of the substrates while minimizing the width of the kerf and maintaining system throughput.Type: GrantFiled: March 27, 2009Date of Patent: December 17, 2013Assignee: Electro Scientific Industries, Inc.Inventors: Peter Pirogovsky, Jeffery A. Albelo, James O'Brien, Yasu Osako
-
Patent number: 8610238Abstract: Structures and methods of forming crack stop trenches are disclosed. The method includes forming active regions disposed in cell regions of a substrate, the cell regions separated by dicing channels, and forming back end of line (BEOL) layers over the substrate, the BEOL layers being formed over the cell regions and the dicing channels. Crack stop trenches are then formed encircling the cell regions by etching a portion of the BEOL layers surrounding the cell regions. The wafer is diced along the dicing channels.Type: GrantFiled: December 8, 2010Date of Patent: December 17, 2013Assignee: Infineon Technologies AGInventors: Erdem Kaltalioglu, Hermann Wendt