Inverted Transistor Structure Patents (Class 438/158)
-
Publication number: 20120315730Abstract: A transistor using an oxide semiconductor, which has good on-state characteristics is provided. A high-performance semiconductor device including the transistor capable of high-speed response and high-speed operation is provided. The transistor includes the oxide semiconductor film including a channel formation region and low-resistance regions in which a metal element and a dopant are included. The channel formation region is positioned between the low-resistance regions in the channel length direction. In a manufacturing method of the transistor, the metal element is added by heat treatment performed in the state where the oxide semiconductor film is in contact with a film including the metal element and the dopant is added through the film including the metal element by an implantation method so that the low resistance regions in which a metal element and a dopant are included are formed.Type: ApplicationFiled: May 31, 2012Publication date: December 13, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Junichi KOEZUKA, Shinji OHNO, Yuichi SATO, Shunpei YAMAZAKI
-
Publication number: 20120313114Abstract: A method of manufacturing a thin film transistor (TFT), a TFT manufactured by the method, a method of manufacturing an organic light-emitting display apparatus that includes the TFT, a display including the TFT. By including a buffer layer below and an insulating layer above a silicon layer for the TFT, the silicon layer can be crystallized without being exposed to air, so that contamination can be prevented. Also, due to the overlying insulating layer, the silicon layer can be patterned without directly contacting photoresist. The result is a TFT with uniform and improved electrical characteristics, and an improved display apparatus.Type: ApplicationFiled: September 23, 2011Publication date: December 13, 2012Applicant: Samsung Mobile Display Co., Ltd.Inventors: Byoung-Keon Park, Jong-Ryuk Park, Dong-Hyun Lee, Jin-Wook Seo, Ki-Yong Lee
-
Publication number: 20120315731Abstract: A thin film transistor array panel is provided, which includes a plurality of gate line, a plurality of common electrodes, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer, a plurality of drain electrodes formed on the semiconductor layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes. Because the common electrodes are made of ITON, IZON, or a-ITON, or a double layer of ITO/ITON, IZO/IZON, or a-a-ITO/a-ITON, when H2 or SiH4 are injected to form a silicon nitride (SiNX) layer on the common electrodes, the opaque metal Sn or Zn is not produced on the surfaces of the common electrode.Type: ApplicationFiled: June 14, 2012Publication date: December 13, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Je-Hun LEE, Sung-Jin KIM, Hee-Joon KIM, Chang-Oh JEONG
-
Publication number: 20120315717Abstract: A method of manufacturing a wire may include forming a wire pattern, which at least includes a first conductive layer, a second conductive layer, and a third conductive layer arranged in the order stated on a substrate. At least the second conductive layer may have higher etch selectivity than the first and third conductive layers. Side holes may be formed by removing portions of the second conductive layer at ends of the wire pattern, and fine wires may be formed by injecting a masking material into the side holes and patterning the wire pattern by using the masking material as a mask.Type: ApplicationFiled: September 23, 2011Publication date: December 13, 2012Applicant: Samsung Mobile Display Co., Ltd.Inventors: Dong-Wook Park, Jong-Hyun Park
-
Publication number: 20120313093Abstract: An oxide thin film transistor (TFT) and a fabrication method thereof are provided. First and second data wirings are made of different metal materials, and an active layer is formed on the first data wiring to implement a short channel, thus enhancing performance of the TFT. The first data wiring in contact with the active layer is made of a metal material having excellent contact characteristics and the other remaining second data wiring is made of a metal material having excellent conductivity, so as to be utilized to a large-scale oxide TFT process. Also, the first and second data wirings may be formed together by using half-tone exposure, simplifying the process.Type: ApplicationFiled: June 7, 2012Publication date: December 13, 2012Inventors: Hwan Kim, Heung-Lyul Cho, Tae-Young Oh, Ji-Eun Jung
-
Publication number: 20120313101Abstract: The present disclosure discloses a method for manufacturing a TFT array substrate, comprising: depositing a gate metal layer, a gate insulating layer, a semiconductor layer and a source-drain electrode layer in this order on a base substrate, performing a first photolithograph process to form a common electrode line, a gate line, a gate electrode, a source electrode, a drain electrode and a channel defined between the source electrode and the drain electrode; depositing a passivation layer, performing a second photolithograph process to form a first via hole and a second via hole in the passivation layer; and depositing a pixel electrode layer and a data line layer in this order, perform a third photolithograph process to form a data line connected to the source electrode through the first via hole and a pixel electrode connected to the drain electrode through the second via hole.Type: ApplicationFiled: June 8, 2012Publication date: December 13, 2012Applicants: HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventor: Yunqi ZHANG
-
Patent number: 8329523Abstract: A method of fabricating an array substrate for a display device includes: forming a buffer layer on a substrate having a pixel region; sequentially forming a gate electrode of impurity-doped polycrystalline silicon, a gate insulating layer and an active layer of intrinsic polycrystalline silicon on the buffer layer in the pixel region; forming an interlayer insulating layer of an inorganic insulating material on the active layer; sequentially forming a source barrier pattern, a source ohmic contact layer and a source electrode on the interlayer insulating layer, sequentially forming a drain barrier pattern, a drain ohmic contact layer and a drain electrode on the interlayer insulating layer, and sequentially forming a first dummy pattern, a second dummy pattern and a data line on the interlayer insulating layer; forming a first passivation layer on a surface of the interlayer insulating layer including the source electrode, the drain electrode and the data line formed thereon; forming a gate line on the firstType: GrantFiled: December 23, 2009Date of Patent: December 11, 2012Assignee: LG Display Co., Ltd.Inventors: Hee-Dong Choi, Ki-Sul Cho, Hye-Young Choi, Doo-Seok Yang, Byeong-Gyu Roh
-
Patent number: 8330889Abstract: In a thin film transistor, first and second thin film transistors are connected to an Nth gate line and an Mth data line, and first and second sub pixel electrodes are connected to the first and second thin film transistors, respectively. A third thin film transistor includes a gate electrode connected to an (N+1)th gate line, a semiconductor layer overlapping with the gate electrode, a source electrode connected to the second sub pixel electrode and partially overlapping with the gate electrode, and a drain electrode facing the source electrode. A first auxiliary electrode is connected to the drain electrode and arranged on the same layer as the first and second sub pixel electrodes. An opposite electrode is arranged on the same layer as the gate line and at least partially overlaps with the first auxiliary electrode with at least one insulating layer disposed therebetween.Type: GrantFiled: August 24, 2011Date of Patent: December 11, 2012Assignee: Samsung Display Co., Ltd.Inventors: Yoon-Sung Um, Hoon Kim, Hye-Ran You, Jae-Jin Lyu, Seung-Beom Park
-
Patent number: 8329518Abstract: The present invention provides methods for manufacturing a thin film transistor (TFT) array substrate and a display panel.Type: GrantFiled: October 11, 2011Date of Patent: December 11, 2012Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventors: Jing-feng Xue, Jehao Hsu, Xiaohui Yao
-
Publication number: 20120309139Abstract: An embodiment of the present invention discloses a method for manufacturing a FinFET, when a fin is formed, a dummy gate across the fin is formed on the fin, a source/drain opening is formed in both the cover layer and the first dielectric layer at both sides of the dummy gate, the source/drain opening is at both sides of the fin covered by the dummy gate and is an opening region surrounded by the cover layer and the first dielectric layer around it. In the formation of a source/drain region in the source/drain opening, stress is generated due to lattice mismatching, and applied to the channel due to the limitation by the source/drain opening in the first dielectric layer, thereby increasing the carrier mobility of the device, and improving the performance of the device.Type: ApplicationFiled: August 10, 2011Publication date: December 6, 2012Applicant: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Qingqing Liang, Huilong Zhu, Huicai Zhong
-
Publication number: 20120309140Abstract: A crystalline silicon thin film is formed by irradiating a silicon thin film with a laser beam. The laser beam is a continuous wave laser beam. An intensity distribution of the laser beam in a first region about a center of the intensity distribution is symmetric on an anterior side and a posterior side of the center. The intensity distribution in a second region about the center is asymmetric on the anterior side and the posterior side. The first region is from the maximum intensity of the laser beam at the center to an intensity half of the maximum intensity. The second region is at most equal to the half of the maximum intensity of the laser beam. In the second region, an integral intensity value on the posterior side is larger than on the anterior side.Type: ApplicationFiled: April 19, 2012Publication date: December 6, 2012Applicant: PANASONIC CORPORATIONInventors: Tomohiko ODA, Takahiro KAWASHIMA
-
Patent number: 8324624Abstract: A thin film transistor (TFT) array substrate for an X-ray detector and a method of fabricating the same are provided. The TFT array substrate includes a substrate, a gate line formed on the substrate, a data line crossing the gate line, a thin film transistor including a gate electrode, a source electrode, and a drain electrode, a first electrode connected to the drain electrode, a passivation layer formed over the gate line, the data line, the thin film transistor and the first electrode, a photoconductor formed over the passivation layer and connected to the first electrode, and a second electrode formed on the photoconductor.Type: GrantFiled: December 24, 2009Date of Patent: December 4, 2012Assignee: Samsung Display Co., Ltd.Inventor: Kwan-Wook Jung
-
Patent number: 8324033Abstract: A TFT array substrate and a manufacturing method thereof, where the TFT array substrate includes a substrate; a gate line and a gate electrode integrated therewith, which are covered by a gate insulating layer, a semiconductor layer, and a ohmic contact layer sequentially. An insulating layer is formed on the resulting substrate and on both sides of the gate line and the gate electrode, the gate insulating layer, the semiconductor layer, and the ohmic contact layer. A trench is then formed in the ohmic contact layer to divide the ohmic contact layer over the semiconductor layer. A data line and first and second source/drain electrodes are then formed on the insulating layer and the ohmic contact layer.Type: GrantFiled: December 18, 2007Date of Patent: December 4, 2012Assignee: Beijing BOE Optoelectronics Technology Co., Ltd.Inventors: Zhangtao Wang, Haijun Qiu, Tae Yup Min, Seung Moo Rim
-
Publication number: 20120298996Abstract: A thin film transistor and a method for manufacturing the same are provided. A photoresist layer is patterned to cover a part of an ohmic contact layer by shifting a photomask. Then, the exposed ohmic contact layer is removed to shorten the channel length of the thin film transistor for increasing on-state current.Type: ApplicationFiled: November 8, 2011Publication date: November 29, 2012Applicant: CHUNGHWA PICTURE TUBES, LTD.Inventors: Chin-Tzu Kao, Kuo-Wei Wu, Chong-Ming Yang
-
THIN FILM TRANSISTOR, METHOD OF MANUFACTURING THE SAME, AND ORGANIC LIGHT EMITTING DISPLAY APPARATUS
Publication number: 20120299000Abstract: A thin film transistor (TFT) having an active layer pattern, the active layer pattern including a first active layer pattern extending in a first direction; a second active layer pattern extending in the first direction and parallel to the first active layer pattern; and a third active layer pattern connecting a first end of the first active layer pattern to a first end of the second active layer pattern.Type: ApplicationFiled: May 2, 2012Publication date: November 29, 2012Inventors: Byoung-Kwon CHOO, Hyun-Been HWANG, Kwon-Hyung LEE, Cheol-Ho PARK -
Patent number: 8318552Abstract: A process for forming gate structures is described. A web comprises a substrate, a plurality of conductive elements disposed on the substrate, and a conductive anodization bus. The web is moved through an anodization station to form a plurality of gate structures comprising a plurality of gate dielectrics adjacent to a plurality of gate electrodes. A process for forming electronic devices further providing a semiconductor, a source electrode, and a drain electrode is described.Type: GrantFiled: May 20, 2008Date of Patent: November 27, 2012Assignee: 3M Innovative Properties CompanyInventors: Jeffrey H. Tokie, Michael A. Haase, Robert J. Schubert, Michael W. Bench, Donald J. McClure, Grace L. Ho
-
Patent number: 8319225Abstract: A display device includes: a conductive layer on which gate electrodes are formed; a first insulation layer which is formed on the conductive layer; a semiconductor layer which is formed on the first insulation layer and is provided for forming semiconductor films which contain poly-crystalline silicon above the gate electrodes; and a second insulation layer which is formed on the semiconductor layer. Here, the semiconductor film includes a channel region which overlaps with the gate electrode as viewed in a plan view. In the channel region, a portion of the semiconductor film which is in contact with the second insulation layer exhibits higher impurity concentration than a portion of the semiconductor film which is in contact with the first insulation layer.Type: GrantFiled: November 4, 2009Date of Patent: November 27, 2012Assignees: Hitachi Displays, Ltd., Panasonic Liquid Crystal Display Co., Ltd.Inventors: Takahiro Kamo, Takeshi Noda
-
Patent number: 8319217Abstract: A thin film transistor including: a substrate; a gate electrode formed on the substrate; a gate insulating layer formed on the gate electrode and exposed portions of the substrate; an oxide semiconductor layer formed on the gate insulating layer to correspond to the gate electrode, and comprising an HfInZnO-based oxide semiconductor, wherein the oxide semiconductor layer has a Zn concentration gradient; and source and drain regions respectively formed on both sides of the oxide semiconductor layer and the gate insulating layer.Type: GrantFiled: August 31, 2010Date of Patent: November 27, 2012Assignee: Samsung Display Co., Ltd.Inventors: Kwang-Suk Kim, Min-Kyu Kim
-
Patent number: 8318533Abstract: An organic thin film transistor that has good adhesiveness and good contact resistance as well as allows ohmic contact between an organic semiconductor layer and a source electrode and a drain electrode, and its manufacturing method. There is also provided a flat panel display device using the organic thin film transistor. The organic thin film transistor includes a source electrode, a drain electrode, an organic semiconductor layer, a gate insulating layer, and a gate electrode formed on a substrate, and a carrier relay layer including conductive polymer material formed at least between the organic semiconductor layer and the source electrode or the organic semiconductor layer and the drain electrode.Type: GrantFiled: April 5, 2010Date of Patent: November 27, 2012Assignee: Samsung Display Co., Ltd.Inventors: Taek Ahn, Min-Chul Suh, Jae-Bon Koo, Jin-Seong Park
-
Patent number: 8318551Abstract: A gate electrode layer over a substrate; a gate insulating layer over the gate electrode layer; a first source electrode layer and a first drain electrode layer over the gate insulating layer; an oxide semiconductor layer over the gate insulating layer; and a second source electrode layer and a second drain electrode layer over the oxide semiconductor layer. A first part, a second part, and a third part of a bottom surface are in contact with the first source electrode layer, the first drain electrode layer, and the gate insulating layer respectively. A first part and a second part of the top surface are in contact with the second source electrode layer and the second drain electrode layer respectively. The first source electrode layer and the first drain electrode layer are electrically connected to the second source electrode layer and the second drain electrode layer respectively.Type: GrantFiled: November 30, 2009Date of Patent: November 27, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Toshinari Sasaki
-
Publication number: 20120295407Abstract: A thin film transistor (TFT) and a method of manufacturing the same are provided, the TFT including a gate insulating layer on a gate. A channel may be formed on a portion of the gate insulating layer corresponding to the gate. A metal material may be formed on a surface of the channel. The metal material crystallizes the channel. A source and a drain may contact side surfaces of the channel.Type: ApplicationFiled: August 1, 2012Publication date: November 22, 2012Inventors: Byung-wook YOO, Sang-yoon LEE, Myung-kwan RYU, Tae-sang KIM, Jang-yeon KWON, Kyung-bae PARK, Kyung-seok SON, Ji-sim JUNG
-
Publication number: 20120292612Abstract: A backplane includes: a substrate, a pixel electrode, which includes a transparent conductive material, on the substrate, a capacitor first electrode formed on the same layer as the pixel electrode, a first protection layer covering the capacitor first electrode and an upper edge of the pixel electrode, a gate electrode of a thin film transistor (TFT) formed on the first protection layer, a capacitor second electrode formed on the same layer as the gate electrode, a first insulating layer that covers the gate electrode and the capacitor second electrode, a semiconductor layer that is formed on the first insulating layer and includes a transparent conductive material, a second insulating layer covering the semiconductor layer, source and drain electrodes of the TFT that are formed on the second insulating layer, and a third insulating layer that covers the source and drain electrodes and exposes the pixel electrode.Type: ApplicationFiled: April 11, 2012Publication date: November 22, 2012Applicant: SAMSUNG MOBILE DISPLAY CO., LTD.Inventors: Jong-Han Jeong, Chaun-Gi Choi
-
Publication number: 20120295406Abstract: A carbon nanotube dispersion liquid obtained by mixing carbon nanotubes, a first organic solvent that is a nonpolar solvent, and a second organic solvent that has a polarity higher than that of this first organic solvent and is compatible with this first organic solvent.Type: ApplicationFiled: January 18, 2011Publication date: November 22, 2012Applicant: NEC CORPORATIONInventors: Hideaki Numata, Hiroyuki Endoh
-
Patent number: 8314424Abstract: A TFT (5) includes: a gate electrode (12a); a first semiconductor portion (14a) that overlaps the gate electrode (12a) having the gate insulating film (13) interposed therebetween; a source electrode (15a) and a drain electrode (15b) that overlap the gate electrode (12a) having the gate insulating film (13) and the first semiconductor portion (14a) interposed therebetween; a second semiconductor portion (14b) that overlaps the gate electrode (12a) between the gate insulating film (13) and the source electrode (15a); and a conductive portion (15c) that overlaps the gate electrode (12a) having the gate insulating film (13) and the second semiconductor portion (14b) interposed therebetween. The TFT (5) brings the source line (15a) and the pixel electrode (17) into conduction by a switching element that includes short-circuit portion at the source electrode (15a) and the drain electrode (15b), the second semiconductor portion (14b) and the conductive portion (15c).Type: GrantFiled: August 5, 2008Date of Patent: November 20, 2012Assignee: Sharp Kabushiki KaishaInventor: Hidetoshi Nakagawa
-
Patent number: 8313988Abstract: A thin film transistor substrate includes a base substrate, a gate electrode, a gate insulating layer, a surface treating layer, an active layer, a source electrode and a drain electrode. The gate electrode is formed on the base substrate. The gate insulating layer is formed on the base substrate to cover the gate electrode. The surface treating layer is formed on the gate insulating layer by treating the gate insulating layer with a nitrogen-containing gas to prevent leakage current. The active layer is formed on the surface treating layer to cover the gate electrode. The source electrode and the gate electrode that are spaced apart from each other by a predetermined distance are formed on the active layer.Type: GrantFiled: December 27, 2006Date of Patent: November 20, 2012Assignee: Samsung Display Co., Ltd.Inventors: Sang-Woo Whangbo, Shi-Yul Kim, Sung-Hoon Yang, Woo-Geun Lee
-
Publication number: 20120289006Abstract: An embodiment of the present disclosure relates to a method of manufacturing a poly-silicon TFT array substrate, which accomplishes a patterning process to form a gate electrode, a poly-silicon semiconductor pattern and a pixel electrode with one process by using an HTM or GTM mask.Type: ApplicationFiled: May 10, 2012Publication date: November 15, 2012Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Guangcai YUAN
-
Publication number: 20120286282Abstract: A thin-film transistor device manufacturing method for forming a crystalline silicon film of stable crystallinity using a visible wavelength laser includes: a process of forming a plurality of gate electrodes above a substrate; a process of forming a silicon nitride layer on the plurality of gate electrodes; a process of forming a silicon oxide layer on the silicon nitride layer; a process of forming an amorphous silicon layer on the silicon oxide layer; a process of crystallizing the amorphous silicon layer using predetermined laser light to produce a crystalline silicon layer; and a process of forming a source electrode and a drain electrode on the crystalline silicon layer in a region that corresponds to each of the plurality of gate electrodes. A film thickness of the silicon oxide layer, a film thickness of the silicon nitride layer, and a film thickness of the amorphous silicon layer satisfy predetermined conditional expressions.Type: ApplicationFiled: December 28, 2011Publication date: November 15, 2012Applicant: PANASONIC CORPORATIONInventor: Yuta SUGAWARA
-
Publication number: 20120289007Abstract: Embodiments of the disclosed technology relate to a method for manufacturing a thin film transistor (TFT) with a polysilicon active layer comprising: depositing an amorphous silicon layer on a substrate, and patterning the amorphous silicon layer so as to form an active layer comprising a source region, a drain region and a channel region; depositing an inducing metal layer on the source region and the drain region; performing a first thermal treatment on the active layer provided with the inducing metal layer so that the active layer is crystallized under the effect of the inducing metal; doping the source region and the drain region with a first impurity for collecting the inducing metal; and performing a second thermal treatment on the doped active layer so that the first impurity absorbs the inducing metal remained in the channel region.Type: ApplicationFiled: May 11, 2012Publication date: November 15, 2012Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zheng LIU, Chunping LONG, Chunsheng JIANG, Jun CHENG, Lei SHI, Dongfang WANG, Yinan LIANG
-
Publication number: 20120289005Abstract: A thin film transistor having low off-state current and excellent electrical characteristics can be manufactured. In an inverted staggered thin film transistor including a semiconductor film in which at least a microcrystalline semiconductor region and an amorphous semiconductor region are stacked, a conductive film and an etching protective film are stacked over the semiconductor film; a mask is formed over the etching protective film; first etching treatment in which the etching protective film, the conductive film, and the amorphous semiconductor region are partly etched is performed; then, the mask is removed. Next, second etching treatment in which the exposed amorphous semiconductor region and the microcrystalline semiconductor region are partly dry-etched is performed using the etched etching protective film as a mask so that the microcrystalline semiconductor region is partly exposed to form a back channel region.Type: ApplicationFiled: May 8, 2012Publication date: November 15, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tetsuhiro TANAKA, Shinya SASAGAWA
-
Publication number: 20120289008Abstract: It is an object to provide a manufacturing method of a structure of a thin film transistor including an oxide semiconductor film, in which threshold voltage at which a channel is formed is positive and as close to 0 V as possible. A protective insulating layer is formed to cover a thin film transistor including an oxide semiconductor layer that is dehydrated or dehydrogenated by first heat treatment, and second heat treatment at a temperature that is lower than that of the first heat treatment, in which the increase and decrease in temperature are repeated plural times, is performed, whereby a thin film transistor including an oxide semiconductor layer, in which threshold voltage at which a channel is formed is positive and as close to 0 V as possible without depending on the channel length, can be manufactured.Type: ApplicationFiled: July 26, 2012Publication date: November 15, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Masashi TSUBUKU, Shuhei YOSHITOMI, Takahiro TUJI, Miyuki HOSOBA, Junichiro SAKATA, Hiroyuki TOMATSU, Masahiko HAYAKAWA
-
Publication number: 20120286264Abstract: There is provided a method for manufacturing a flexible semiconductor device. The method of the present invention comprises the steps of: (a) preparing a metal foil having a concave portion; (b) forming a gate insulating film on a bottom face of the concave portion of the metal foil; (c) forming a semiconductor layer above the bottom face of the concave portion via the gate insulating film while making use of the concave portion as a bank member; and (d) forming a source electrode and a drain electrode such that they make contact with the semiconductor layer.Type: ApplicationFiled: April 22, 2011Publication date: November 15, 2012Inventors: Takeshi Suzuki, Seiichi Nakatani, Koichi Hirano
-
Publication number: 20120286279Abstract: A thin film transistor device includes a first conductivity type thin film transistor and a second conductivity type thin film transistor. The first conductivity type thin film transistor includes a first patterned doped layer, a first gate electrode, a first source electrode, a first drain electrode and a first semiconductor pattern. The second conductivity type thin film transistor includes a second patterned doped layer, a second gate electrode, a second source electrode, a second drain electrode and a second semiconductor pattern. The first semiconductor pattern and the second semiconductor pattern form a patterned semiconductor layer. The first patterned doped layer is disposed under the first semiconductor pattern, and the second patterned doped layer is disposed on the second semiconductor pattern.Type: ApplicationFiled: December 7, 2011Publication date: November 15, 2012Inventors: Wei-Lun Hsu, Chia-Chun Kao, Shou-Peng Weng
-
Publication number: 20120286271Abstract: Disclosed are an oxide thin film transistor resistant to light and bias stress, and a method of manufacturing the same. The method includes forming a gate electrode on a substrate; forming a gate insulating layer on an upper part including the gate electrode; forming a source electrode and a drain electrode on the insulating layer; forming an active layer insulated from the gate electrode by the gate insulating layer and formed of an oxide semiconductor and a diffusion barrier film; and forming a protective layer on a portion of the source electrode and drain electrode and the upper part including the active layer, wherein the diffusion barrier film reduces movement of holes and prevents ionized oxygen vacancies from being diffused.Type: ApplicationFiled: May 9, 2012Publication date: November 15, 2012Inventors: Him Chan OH, Sang Hee Park, Chi Sun Hwang, Min Ki Ryu
-
Patent number: 8309966Abstract: A gate driver on array of a display includes a substrate having a peripheral region, and a gate driver on array structure formed in the peripheral region. The gate driver on array structure includes a pull-down transistor, and the pull-down transistor has a gate electrode, an insulating layer, a semiconductor island, a source electrode, and a drain electrode. The semiconductor island extends out of both edges of the gate electrode, and extends out of an edge of the source electrode and an edge of the drain electrode.Type: GrantFiled: October 6, 2010Date of Patent: November 13, 2012Assignee: AU Optronics Corp.Inventors: Tung-Chang Tsai, Lee-Hsun Chang, Ming-Chang Shih, Jing-Ru Chen, Kuei-Sheng Tseng
-
Patent number: 8309447Abstract: A method to achieve multiple threshold voltage (Vt) devices on the same semiconductor chip is disclosed. The method provides different threshold voltage devices using threshold voltage adjusting materials and a subsequent drive in anneal instead of directly doping the channel. As such, the method of the present disclosure avoids short channel penalties. Additionally, no ground plane/back gates are utilized in the present application thereby the method of the present disclosure can be easily integrated into current complementary metal oxide semiconductor (CMOS) processing technology.Type: GrantFiled: August 12, 2010Date of Patent: November 13, 2012Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Lisa F. Edge, Balasubramanian S. Haran, Hemanth Jagannathan, Ali Khakifirooz, Vamsi K. Paruchuri
-
Patent number: 8309406Abstract: Electric characteristics of a thin film transistor including a channel formation region including a microcrystalline semiconductor are improved. The thin film transistor includes a gate electrode, a gate insulating film formed over the gate electrode, a microcrystalline semiconductor layer formed over the gate insulating film, a semiconductor layer which is formed over the microcrystalline semiconductor layer and includes an amorphous semiconductor, and a source region and a drain region which are formed over the semiconductor layer. A channel is formed in the microcrystalline semiconductor layer when the thin film transistor is placed in an on state, and the microcrystalline semiconductor layer includes an impurity element for functioning as an acceptor. The microcrystalline semiconductor layer is formed by a plasma-enhanced chemical vapor deposition method.Type: GrantFiled: December 28, 2011Date of Patent: November 13, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Makoto Furuno
-
Patent number: 8309964Abstract: A thin film transistor (TFT) using an oxide semiconductor as an active layer, a method of manufacturing the TFT and an organic light emitting display device having the TFT. In one embodiment, a TFT includes a first gate electrode formed on a substrate. A source electrode is formed to be spaced apart from the gate electrode on the substrate. A first insulating layer is formed on the substrate. An active layer is formed of an oxide semiconductor on the first insulating layer, and connected to the source electrode. A second insulating layer is formed on the first insulating layer. A second gate electrode is formed on the second insulating layer so as not to overlap with the first gate electrode. A drain electrode is formed to be spaced apart from the second gate electrode on the second insulating layer, and connected to the active layer.Type: GrantFiled: July 12, 2010Date of Patent: November 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Ki-Wook Kim
-
Publication number: 20120280223Abstract: An oxide semiconductor device may include a gate electrode formed on a substrate, and a gate insulation layer formed on the substrate to cover the gate electrode. A channel protection structure may be disposed on the gate insulation layer to expose a portion of the gate insulation layer. A source electrode may be located on a first portion of the channel protection structure. A drain electrode may be disposed on a second portion of the channel protection structure. An active pattern may be positioned on the exposed portion of the gate insulation layer, the source electrode, and the drain electrode.Type: ApplicationFiled: November 15, 2011Publication date: November 8, 2012Applicant: SAMSUNG MOBILE DISPLAY CO., LTD.Inventors: Jeong-Hwan KIM, Seong-Min WANG, Joo-Sun YOON
-
Publication number: 20120280229Abstract: There is provided a method for manufacturing a flexible semiconductor device. The method of the present invention comprises the steps of: (A) providing a metal foil; (B) forming an insulating layer on the metal foil, the insulating layer having a portion serving as a gate insulating film; (C) forming a supporting substrate on the insulating layer; (D) etching away a part of the metal foil to form a source electrode and a drain electrode therefrom; (E) forming a semiconductor layer in a clearance portion located between the source electrode and the drain electrode by making use of the source and drain electrodes as a bank member; and (F) forming a resin film layer over the insulating layer such that the resin film layer covers the semiconductor layer, the source electrode and the drain electrode. In the step (F), a part of the resin film layer interfits with the clearance portion located between the source and drain electrodes.Type: ApplicationFiled: April 22, 2011Publication date: November 8, 2012Inventors: Takeshi Suzuki, Koichi Hirano
-
Publication number: 20120280234Abstract: A highly reliable semiconductor device which is formed using an oxide semiconductor and has stable electric characteristics is provided. A semiconductor device which includes an amorphous oxide semiconductor layer including a region containing oxygen in a proportion higher than that in the stoichiometric composition, and an aluminum oxide film provided over the amorphous oxide semiconductor layer is provided. The amorphous oxide semiconductor layer is formed as follows: oxygen implantation treatment is performed on a crystalline or amorphous oxide semiconductor layer which has been subjected to dehydration or dehydrogenation treatment, and then thermal treatment is performed on the oxide semiconductor layer provided with an aluminum oxide film at a temperature lower than or equal to 450° C.Type: ApplicationFiled: April 17, 2012Publication date: November 8, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Junichi KOEZUKA, Naoto YAMADE, Kyoko YOSHIOKA, Yuhei SATO, Mari TERASHIMA
-
Publication number: 20120273787Abstract: In a thin film transistor array panel according to an exemplary embodiment of the present invention, a plasma process using a mixed gas including hydrogen gas and nitrogen gas with a ratio of a predetermined value is undertaken before depositing a passivation layer. In this manner, performance deterioration of the thin film transistor may be prevented and simultaneously, haze in a transparent electrode may be prevented. Alternatively, a first passivation layer is depsoited, then removed. A passivation layer is again re-deposited, such that little or no haze is present in the resulting passivation layer.Type: ApplicationFiled: September 23, 2011Publication date: November 1, 2012Inventors: Hwa Yeul OH, O Sung Seo, Je Hyeong Park, Shin II Choi, Dong-Won Woo, Ji-Young Park, Jean Ho Song, Sang Gab Kim
-
Publication number: 20120276697Abstract: A manufacturing method of an array substrate, comprising the following steps: S1 forming a gate signal line and a gate electrode on a base substrate, successively depositing a gate insulating layer, an active layer, and a metal layer, faulting a mask formed of photoresist on the metal layer, and removing the metal layer outside a region for forming a data line and source/drain electrodes through the mask; S2. simultaneously etching the active layer and ashing the photoresist so as to expose the metal layer within a channel region; S3. etching the active layer exposed by the photoresist after being ashed after the step S2; S4. removing the metal layer within the channel region.Type: ApplicationFiled: April 27, 2012Publication date: November 1, 2012Applicant: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zhanfeng CAO, Seongyeol YOO, Qi YAO
-
Publication number: 20120273888Abstract: A semiconductor device along with circuits including the same and methods of operating the same are described. The device includes an electrically floating body region, and a gate is disposed over a first portion of the body region. The device includes a source region adjoining a second portion of the body region, the second portion adjacent the first portion and separating the source region from the first portion. The device includes a drain region adjoining a third portion of the body region, the third portion adjacent the first portion and separating the drain region from the first portion.Type: ApplicationFiled: July 12, 2012Publication date: November 1, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Serguei OKHONIN
-
Patent number: 8299467Abstract: A thin film transistor is provided with a high crystallized region in a channel formation region and a high resistance region between a source and a drain, and thus has a high electric effect mobility and a large on current. The thin film transistor includes an “impurity which suppresses generation of crystal nuclei” contained in the base layer or located on its surface, a first wiring layer over a base layer, an impurity semiconductor layer over the first wiring, a semiconductor layer over the impurity semiconductor layer, the semiconductor layer comprises a crystalline region and a region containing an amorphous phase which is formed adjacent to the base layer.Type: GrantFiled: December 23, 2010Date of Patent: October 30, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Ryu Komatsu, Takafumi Mizoguchi
-
Patent number: 8298883Abstract: A method of forming a photoresist burr edge and a method of manufacturing an array substrate are provided in the present invention. The method of manufacturing an array substrate comprises: forming a gate line and a gate electrode on a substrate; forming a data line, a source electrode, a drain electrode and a TFT channel region without removing the photoresist on the data line, the source electrode and the drain electrode; depositing a passivation layer; removing the remained photoresist and the passivation layer thereon by a lifting-off process; applying a photoresist layer; forming a photoresist burr edge of peak shape; depositing a transparent conductive film; forming a pixel electrode by a lifting-off process, wherein the pixel electrode is directly connected with the drain electrode.Type: GrantFiled: July 16, 2009Date of Patent: October 30, 2012Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Yunyou Zheng, Jae Yun Jung, Zhi Hou, Zuhong Liu, Jeong Hun Rhee
-
Patent number: 8297991Abstract: The present invention provides a highly controllable device for exposure from the back side and an exposure method, and also provides a method of manufacturing a semiconductor device using the same. The present invention involves exposure with the use of the back side exposure device of which a reflecting means is disposed on the front side of a substrate, apart from a photosensitive thin film surface by a distance X (X=0.1 ?m to 1000 ?m), and formation of a photosensitive thin film pattern in a self alignment manner, with good controllability, at a position a distance Y away from the end of a pattern. The invention fabricates a TFT using that method.Type: GrantFiled: July 10, 2008Date of Patent: October 30, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiroki Adachi
-
Patent number: 8298877Abstract: An array substrate including: a gate electrode and a gate insulation layer disposed on a base substrate, the gate insulation layer having a first thickness in a first region and a second thickness in a second region, the first thickness being greater than the second thickness; a semiconductor pattern disposed on the gate insulation layer in the first region, an end portion of the semiconductor pattern having a stepped portion with respect to the gate insulation layer; an ohmic contact pattern disposed on the semiconductor pattern, an end portion of the ohmic contact pattern opposite to a channel portion being aligned with the end portion of the semiconductor pattern; and source and drain electrodes disposed on the ohmic contact pattern, the source and drain electrodes spaced apart from each other and including first and second thin-film transistor patterns.Type: GrantFiled: May 11, 2010Date of Patent: October 30, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Shin-Il Choi, Sang-Gab Kim, Yu-Gwang Jeong, Hong-Kee Chin
-
Publication number: 20120270372Abstract: An array substrate for an in-plane switching mode liquid crystal display device includes a substrate, a gate line disposed along a first direction on the substrate, a data line disposed along a second direction and crossing the gate line to define a pixel region, a thin film transistor connected to the gate line and the data line, pixel electrodes disposed in the pixel region and connected to the thin film transistor, common electrodes disposed in the pixel region and alternating with the pixel electrodes, a semiconductor layer underlying the data line and including a portion having a width greater than a width of the data line, and a first blocking pattern comprising an opaque material and disposed under the semiconductor layer.Type: ApplicationFiled: June 20, 2012Publication date: October 25, 2012Applicant: LG Display Co., Ltd.Inventors: Jung-Eun Lee, Jae-Kyun Lee, Moo-Hyoung Song, Seung-Chan Choi
-
Publication number: 20120267621Abstract: A thin film transistor is provided. The thin film transistor includes a substrate, a gate, a gate insulating layer, a source and a drain, a channel layer, and first and second patterned passivation layers. The gate is disposed on the substrate. The gate insulating layer is disposed on the gate. The source and the drain are disposed on the gate insulating layer. The channel layer is disposed above or under the source and the drain, wherein a portion of the channel layer is exposed between the source and the drain. The first patterned passivation layer is disposed on the portion of the channel layer, wherein the first patterned passivation layer includes metal oxide, and the first patterned passivation layer has a thickness ranging from 50 angstroms to 300 angstroms. The second patterned passivation layer covers the first patterned passivation layer, the gate insulating layer, and the source and the drain.Type: ApplicationFiled: June 20, 2011Publication date: October 25, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Chia-Hsiang Chen, Ming-Chin Hung, Chun-Hao Tu, Wei-Ting Lin, Jiun-Jye Chang
-
Patent number: RE43819Abstract: A thin film transistor array substrate device includes a gate line formed on a substrate, a data line crossing the gate line with a gate insulating pattern position therebetween, a thin film transistor at a crossing of the gate line and the data line, a pixel electrode formed at a pixel region defined by the crossing of the gate line and the data line and connected to the thin film transistor, a gate pad part having a lower gate pad electrode connected to the gate line and an upper gate pad electrode connected to the lower gate pad electrode, a data pad part having a lower data pad electrode connected to the date line and an upper data pad electrode connected to the lower data pad electrode, and a passivation film pattern formed at a region besides the region including the pixel electrode, the upper data pad electrode, and the upper gate pad electrode, wherein the pixel electrode is formed on the gate insulating pattern of the pixel region exposed by the passivation film pattern.Type: GrantFiled: August 5, 2009Date of Patent: November 20, 2012Assignee: LG Display Co., Ltd.Inventors: Byoung Ho Lim, Hee Chun Boo, legal representative, Hyun Sik Seo, Heung Lyul Cho, Hong Sik Kim