Inverted Transistor Structure Patents (Class 438/158)
-
Patent number: 8481362Abstract: The present invention relates to a thin film transistor and a method of manufacturing the same. More particularly, the present invention relates to a thin film transistor that includes a zinc oxide (ZnO series) electrode having one or more of Si, Mo, and W as a source electrode and a drain electrode, and a method of manufacturing the same.Type: GrantFiled: April 25, 2008Date of Patent: July 9, 2013Assignee: LG Chem, Ltd.Inventor: Jung-Hyoung Lee
-
Publication number: 20130168681Abstract: There is provided a method for manufacturing a flexible semiconductor device.Type: ApplicationFiled: February 21, 2012Publication date: July 4, 2013Applicant: PANASONIC CORPORATIONInventors: Takeshi Suzuki, Koichi Hirano, Shinobu Masuda
-
Publication number: 20130168770Abstract: A high-voltage oxide transistor includes a substrate; a channel layer disposed on the substrate; a gate electrode disposed on the substrate to correspond to the channel layer; a source contacting a first side of the channel layer; and a drain contacting a second side of the channel layer, wherein the channel layer includes a plurality of oxide layers, and none of the plurality of oxide layers include silicon. The gate electrode may be disposed on or under the channel layer. Otherwise, the gate electrodes may be disposed respectively on and under the channel layer.Type: ApplicationFiled: July 12, 2012Publication date: July 4, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-hun Jeon, Chang-jung Kim, I-hun Song
-
Publication number: 20130168683Abstract: A thin film transistor is provided. A thin film transistor according to an exemplary embodiment of the present invention includes: a substrate; a gate electrode disposed on the substrate; a gate insulating layer disposed on the gate electrode; a semiconductor layer disposed on the gate insulating layer; and a source electrode and a drain electrode disposed on a portion of the semiconductor layer, wherein the semiconductor layer includes an ohmic contact layer, a channel layer, and a buffer layer, the buffer layer disposed between the channel layer and the ohmic contact layer, and the source electrode and the drain electrode contact a surface of the ohmic contact layer.Type: ApplicationFiled: May 24, 2012Publication date: July 4, 2013Applicant: SAMSUNG DISPLAY CO., LTD.Inventors: Mi-Seon SEO, Cheol Kyu KIM, Sung Hoon YANG, Hee Young LEE, Sang Hyun JEON
-
Publication number: 20130168682Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes a gate, a channel layer, a gate insulation layer, a source, a drain and a silicon-aluminum-oxide layer. The gate is disposed on a substrate. The channel layer is disposed on the substrate. The channel layer overlaps the gate. The gate insulation layer is disposed between the gate and the channel layer. The source and the drain are disposed on two sides of the channel layer. The silicon-aluminum-oxide layer is disposed on the substrate and covers the source, the drain and the channel layer.Type: ApplicationFiled: March 20, 2012Publication date: July 4, 2013Applicant: AU OPTRONICS CORPORATIONInventors: Chen-Yuan Tu, Yih-Chyun Kao, Shu-Feng Wu, Chun-Nan Lin
-
Publication number: 20130168678Abstract: A thin-film semiconductor device includes: a substrate; a gate electrode above the substrate; a gate insulation film above the gate electrode; a channel layer above the gate insulation film, the channel layer having a raised part; a channel protection layer over the raised part of the channel layer, the channel protection layer comprising an organic material, and the organic material including silicon, oxygen, and carbon; an interface layer at an interface between a top surface of the raised part of the channel layer and the channel protection layer, and comprises at least carbon and silicon that derive from the organic material; and a source electrode and a drain electrode each provided over a top surface and a side surface the channel protection layer, a side surface of the interface layer, a side surface of the raised part of the channel layer, and a top surface of the channel layer.Type: ApplicationFiled: February 26, 2013Publication date: July 4, 2013Applicants: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., PANASONIC CORPORATIONInventors: PANASONIC CORPORATION, PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
-
Patent number: 8476123Abstract: A method for manufacturing a thin film transistor array panel includes forming a gate line; forming an insulating layer on the gate line; forming first and second silicon layers first and second metal layers; forming a photoresist pattern having first and second portions; forming first and second metal patterns by etching the first and second metal layers; processing the first metal pattern with SF6 or SF6/He; forming silicon and semiconductor patterns by etching the second and first silicon layers; removing the first portion of the photoresist pattern; forming an upper layer of a data wire by wet etching the second metal pattern; forming a lower layer of the data wire and an ohmic contact by etching the first metal and amorphous silicon patterns; forming a passivation layer including a contact hole on the upper layer; and forming a pixel electrode on the passivation layer.Type: GrantFiled: May 17, 2011Date of Patent: July 2, 2013Assignee: Samsung Display Co., Ltd.Inventors: Dong-Ju Yang, Yu-Gwang Jeong, Jean-Ho Song, Ki-Yeup Lee, Shin-Il Choi, Tae-Woo Kim
-
Publication number: 20130164892Abstract: A thin-film transistor device manufacturing method and others according to the present disclosure includes: forming a plurality of gate electrodes above a substrate; forming a gate insulating layer on the plurality of gate electrodes; forming an amorphous silicon layer on the gate insulating layer; forming a buffer layer and a light absorbing layer above the amorphous silicon layer; forming a crystalline silicon layer by crystallizing the amorphous silicon layer with heat generated by heating the light absorbing layer using a red or near infrared laser beam; and forming a source electrode and a drain electrode on the crystalline silicon layer in a region that corresponds to each of the plurality of gate electrodes, and film thicknesses of the gate insulating layer, the amorphous silicon layer, the buffer layer, and the light absorbing layer satisfy predetermined expressions.Type: ApplicationFiled: June 13, 2012Publication date: June 27, 2013Applicant: PANASONIC CORPORATIONInventor: Yuta SUGAWARA
-
Publication number: 20130161628Abstract: There is provided a method for manufacturing a flexible semiconductor device.Type: ApplicationFiled: February 21, 2012Publication date: June 27, 2013Inventors: Takeshi Suzuki, Koichi Hirano, Shinobu Masuda
-
Publication number: 20130161630Abstract: A method for fabricating a thin-film semiconductor device according to the present disclosure includes: preparing a glass substrate; forming, above the glass substrate, an undercoat layer including a nitride film; forming a barrier layer above the undercoat layer; forming a molybdenum metal layer above the barrier layer; forming a gate electrode from the molybdenum metal layer; forming a gate insulating film above the gate electrode; forming a non-crystalline silicon layer as a non-crystalline semiconductor layer above the gate insulating film; forming a polycrystalline semiconductor layer including a polysilicon layer by annealing the non-crystalline silicon layer using a continuous-wave (CW) laser, the non-crystalline silicon layer being crystallized by the annealing; and forming a source electrode and a drain electrode above the polysilicon layer. Part of the barrier layer changes into a layer including oxygen atoms as a major component by the annealing when forming the polysilicon layer.Type: ApplicationFiled: February 21, 2013Publication date: June 27, 2013Applicant: PANASONIC CORPORATIONInventor: PANASONIC CORPORATION
-
Publication number: 20130161622Abstract: An embodiment of the invention provides a manufacturing method of a thin film transistor substrate including: sequentially forming a gate electrode, a gate insulating layer covering the gate electrode, an active material layer, and a photo-sensitive material layer on a first substrate; performing a photolithography process by using a half tone mask to form a photo-sensitive protective layer which is above the gate electrode and has a first recess and a second recess; etching the active material layer by using the photo-sensitive protective layer as a mask to form an active layer; removing a portion of the photo-sensitive protective layer at bottoms of the first recess and the second recess to expose a first portion and a second portion of the active layer respectively; forming a first electrode connecting to the first portion; and forming a second electrode connecting to the second portion.Type: ApplicationFiled: December 20, 2012Publication date: June 27, 2013Applicants: CHIMEI INNOLUX CORPORATION, INNOCOM TECHNOLOGY (SHENZHEN) CO., LTD.Inventors: INNOCOM TECHNOLOGY (SHENZHEN) CO., LTD., CHIMEI INNOLUX CORPORATION
-
Publication number: 20130161625Abstract: A manufacturing method of an array substrate includes the following steps. A first conductive layer, a gate insulating layer, a semiconductor layer, an etching stop layer, and a first patterned photoresist are successively formed on a substrate. The etching stop layer and the semiconductor layer uncovered by the first patterned photoresist are then removed by a first etching process. A patterned gate insulating layer and a patterned etching stop layer are then formed through a second etching process. The first conductive layer uncovered by the patterned gate insulating layer is then removed to form a gate electrode. The semiconductor layer uncovered by the patterned etching stop layer is then removed to form a patterned semiconductor layer and partially expose the patterned gate insulating layer.Type: ApplicationFiled: November 5, 2012Publication date: June 27, 2013Applicant: AU Optronics Corp.Inventor: AU Optronics Corp.
-
Patent number: 8471255Abstract: Provided is a thin film transistor, wherein the on-off ratio thereof is increased by decreasing the OFF current thereof. A bottom-gate TFT (10) is provided with a channel layer (40) obtained by forming a second silicon layer (35) on a first silicon layer (30). Since amorphous silicon regions (32), which surround multiple grains (31) contained in the first silicon layer (30), contain hydrogen in an amount sufficient to enable termination of dangling bonds, most of dangling bonds in the amorphous silicon region (32) are terminated by hydrogen. For this reason, it becomes less likely to have defect levels formed in the amorphous silicon regions (32), and an OFF current that flows through defect levels is therefore decreased. A high number of the grains (31) are retained in the first silicon layer (30), and cause a large ON current to flow. Consequently, the on-off ratio of the TFT (10) is increased.Type: GrantFiled: April 14, 2010Date of Patent: June 25, 2013Assignee: Sharp Kabushiki KaishaInventor: Tohru Okabe
-
Patent number: 8470651Abstract: Provided is a metallic wiring film which is not peeled away even when exposed to a hydrogen plasma. A metallic wiring film is constituted by an adhesion layer containing copper, Ca, and oxygen and a low-resistance metal layer (a layer of a copper alloy or pure copper) having a lower resistance than the adhesion layer. When the adhesion layer is composed of a copper alloy, which contains Ca and oxygen, and a source electrode film and a drain electrode film adhering to an ohmic contact layer are constituted by the adhesion layer, even if the adhesion layer is exposed to the hydrogen plasma, a Cu-containing oxide formed at an interface between the adhesion layer and the ohmic contact layer is not reduced, so that no peeling occurs between the adhesion layer and a silicon layer.Type: GrantFiled: April 21, 2011Date of Patent: June 25, 2013Assignees: Mitsubishi Materials Corporation, Ulvac, Inc.Inventors: Satoru Takasawa, Satoru Ishibashi, Tadashi Masuda
-
Publication number: 20130157422Abstract: A highly reliable semiconductor device which includes a transistor including an oxide semiconductor is provided. In the semiconductor device including a bottom-gate transistor including an oxide semiconductor layer, a stacked layer of an insulating layer and an aluminum film is provided in contact with the oxide semiconductor layer. Oxygen doping treatment is performed in such a manner that oxygen is introduced to the insulating layer and the aluminum film from a position above the aluminum film, whereby a region containing oxygen in excess of the stoichiometric composition is formed in the insulating layer, and the aluminum film is oxidized to form an aluminum oxide film.Type: ApplicationFiled: December 11, 2012Publication date: June 20, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Semiconductor Energy Laboratory Co., Ltd.
-
Patent number: 8465995Abstract: A method of manufacturing an array substrate for a fringe field switching mode liquid crystal display includes: forming an auxiliary insulating layer having a first thickness; forming first and second photoresist patterns on the auxiliary insulating layer; performing an ashing to remove the second photoresist pattern and expose the auxiliary insulating layer therebelow; performing a dry etching to remove the auxiliary insulating layer not covered by the first photoresist pattern and expose a first passivation layer and to form an insulating pattern below the first photoresist pattern, the insulating pattern and the first photoresist pattern forming an undercut shape; forming a transparent conductive material layer having a fourth thickness less than the first thickness; and performing a lift-off process to remove the first photoresist pattern and the transparent conductive material layer thereon together and form a pixel electrode.Type: GrantFiled: November 21, 2011Date of Patent: June 18, 2013Assignee: LG Display Co., Ltd.Inventors: Young-Ki Jung, Seok-Woo Lee, Kum-Mi Oh, Dong-Cheon Shin, In-Hyuk Song, Han-Seok Lee, Won-Keun Park
-
Publication number: 20130149818Abstract: A method of fabricating an array substrate includes: forming a line or an electrode on a substrate on which a pixel region is defined, forming a protection layer on the line or the electrode, the protection layer formed of silicon nitride (SiNX), forming photoresist patterns on the protection layer, and loading the substrate having the photoresist pattern into a chamber of a dry etching apparatus, and performing a first dry etching process on the protection layer exposed between the photoresist patterns using a first gas mixture containing nitrogen trifluoride (NF3) gas to form a contact hole exposing the line or the electrode.Type: ApplicationFiled: December 3, 2012Publication date: June 13, 2013Applicant: LG DISPLAY CO., LTD.Inventor: LG Display Co., Ltd.
-
Patent number: 8461633Abstract: A thin film transistor includes a substrate; a gate electrode on the substrate; a gate insulating layer covering the gate electrode; a semiconductor layer corresponding to the gate electrode on the gate insulating layer; a protective layer covering the semiconductor layer and the gate insulating layer and having a source contact hole and a drain contact hole exposing a portion of the semiconductor layer; and a source electrode and a drain electrode on the protective layer and coupled to the semiconductor layer through the source contact hole and the drain contact hole, respectively, wherein the semiconductor layer has a source offset groove at a portion corresponding to the source contact hole of the protective layer.Type: GrantFiled: March 21, 2011Date of Patent: June 11, 2013Assignee: Samsung Display Co., Ltd.Inventors: Jeong-Hwan Kim, Joung-Keun Park, Jae-Hyuk Jang
-
Patent number: 8460982Abstract: A manufacturing method for an array substrate with a fringe field switching (FFS) type thin film transistor (TFT) liquid crystal display (LCD) includes the following steps. A pattern of a gate line (1), a gate electrode, a common electrode (6) and a common electrode line (5) is formed by patterning a first transparent conductive film and a first metal film formed successively on a transparent substrate. Contact holes of the gate line in the pad area and a semiconductor pattern are formed through a patterning process after a gate insulator film, and a semiconductor film and a doped semiconductor film are formed successively. A second metal film is deposited and patterned. A second transparent conductive film is deposited and a lift-off process is performed. And then, a pattern of a source electrode, a drain electrode, a TFT channel and a pixel electrode (4) is formed by etching the exposed second metal film and the doped semiconductor film.Type: GrantFiled: April 26, 2011Date of Patent: June 11, 2013Assignee: Beijing Boe Optoelectronics Technology Co., Ltd.Inventors: Youngsuk Song, Seungjin Choi, Seongyeol Yoo
-
Patent number: 8460955Abstract: The present invention provides a thin film transistor having high performance in a liquid crystal display, and a manufacturing method of a liquid crystal display according to an exemplary embodiment of the present invention that includes: forming a gate line including a gate electrode on a substrate; forming a gate insulating layer on the gate line; forming a data line including a source electrode and a drain electrode facing the source electrode on the gate insulating layer; forming a partition defining a pixel area and having an opening region exposing the gate insulating layer on the gate electrode, the source electrode and the drain electrode on the gate line, and the data line and the drain electrode; forming a semiconductor in the opening region; forming a color filter in the pixel area defined by the partition; and forming a pixel electrode connected to the drain electrode on the color filter.Type: GrantFiled: March 26, 2012Date of Patent: June 11, 2013Assignee: Samsung Display Co., Ltd.Inventors: Tae-Young Choi, Bo-Sung Kim, Young-Min Kim
-
Patent number: 8460986Abstract: An active matrix type display device, wherein a pixel circuit is formed using a plurality of thin film transistors in which thin semiconductor films forming channel regions of the thin film transistors are made in different crystal states.Type: GrantFiled: August 3, 2007Date of Patent: June 11, 2013Assignee: Sony CorporationInventors: Motohiro Toyota, Toshiaki Arai
-
Publication number: 20130140635Abstract: A semiconductor device includes a gate, a first electrode, a first insulating layer, an active layer, an etching stop layer, a second insulating layer, a source, a drain and a second electrode. The first insulating layer covers the gate and the first electrode. The active layer and the etching stop layer are disposed on the first insulating layer above the gate and the first electrode respectively. The second insulating layer covers the active layer and the etching stop layer and has a first opening and a second opening exposing the active layer and a third opening exposing the etching stop layer. The source and the drain are disposed on the second insulating layer and contact with the active layer through the first opening and the second opening respectively. The second electrode is located on the second insulating layer and contacts with the etching stop layer through the third opening.Type: ApplicationFiled: March 23, 2012Publication date: June 6, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jing-Yi Yan, Chih-Chieh Hsu, Hsiao-Chiang Yao, Chu-Yin Hung
-
Publication number: 20130143371Abstract: Doped semiconductor back gate regions self-aligned to active regions are formed by first patterning a top semiconductor layer and a buried insulator layer to form stacks of a buried insulator portion and a semiconductor portion. Oxygen is implanted into an underlying semiconductor layer at an angle so that oxygen-implanted regions are formed in areas that are not shaded by the stack or masking structures thereupon. The oxygen implanted portions are converted into deep trench isolation structures that are self-aligned to sidewalls of the active regions, which are the semiconductor portions in the stacks. Dopant ions are implanted into the portions of the underlying semiconductor layer between the deep trench isolation structures to form doped semiconductor back gate regions. A shallow trench isolation structure is formed on the deep trench isolation structures and between the stacks.Type: ApplicationFiled: January 14, 2013Publication date: June 6, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Patent number: 8455877Abstract: A thin film transistor (TFT) array substrate includes a stack structure disposed to raise an extended electrode of a drain electrode of a thin film transistor. Therefore, a contact hole does need to be very deep to expose the extended electrode of the drain electrode.Type: GrantFiled: March 29, 2012Date of Patent: June 4, 2013Assignee: AU Optronics CorporationInventors: Chin-An Tseng, Hung-Lung Hou, Chia-Yu Lee, Chieh-Wei Chen, Kung-Ching Chu, Yen-Heng Huang, Chung-Kai Chen, Yi-Tsun Lin, Chun-Jen Chiu
-
Patent number: 8455277Abstract: A thin film transistor array panel is provided, which includes a plurality of gate lines, a plurality of common electrodes, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer, a plurality of drain electrodes formed on the semiconductor layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes. Because the common electrodes are made of ITON, IZON, or a-ITON, or a double layer of ITO/ITON, IZO/IZON, or a-a-ITO/a-ITON, when H2 or SiH4 are injected to form a silicon nitride (SiNX) layer on the common electrodes, the opaque metal Sn or Zn is not produced on the surfaces of the common electrode.Type: GrantFiled: June 14, 2012Date of Patent: June 4, 2013Assignee: Samsung Display Co., Ltd.Inventors: Je-Hun Lee, Sung-Jin Kim, Hee-Joon Kim, Chang-Oh Jeong
-
Publication number: 20130134431Abstract: Preparing a substrate; forming a plurality of gate electrodes above the substrate; forming a gate insulating layer above the gate electrodes; forming an amorphous silicon layer above the gate insulating layer; forming crystalline silicon layer regions by irradiating the amorphous silicon layer in regions above the gate electrodes with a laser beam having a wavelength from 473 nm to 561 nm so as to crystallize the amorphous silicon layer in the regions above the gate electrodes, and forming an amorphous silicon layer region in a region other than the regions above the gate electrodes; and forming source electrodes and drain electrodes above the crystalline silicon layer regions are included, and a thickness of the gate insulating layer and a thickness of the amorphous silicon layer satisfy predetermined expressions.Type: ApplicationFiled: June 13, 2012Publication date: May 30, 2013Applicant: PANASONIC CORPORATIONInventors: Mitsutaka MATSUMOTO, Yuta SUGAWARA
-
Publication number: 20130134515Abstract: The present application discloses a semiconductor Field-Effect Transistor (FET) structure and a method for manufacturing the same, wherein the method comprises: forming a semiconductor substrate comprising an SOI structure having a body-contact hole; forming a fin on the SOI structure of the semiconductor substrate; forming a gate stack structure on top and side faces of the fin; forming source/drain structures in the fin on both sides of the gate stack structure; and performing metallization. The present invention makes use of traditional quasi-planar based top-down processes, thus the manufacturing process thereof becomes simple to implement; the present invention exhibits good compatibility with CMOS planar process and can be easily integrated; the present invention also is favorable for suppressing short channel effects desirably, and boosts MOSFETs to develop towards a trend of downscaling size.Type: ApplicationFiled: December 1, 2011Publication date: May 30, 2013Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huajie Zhou, Qiuxia Xu
-
Publication number: 20130134453Abstract: A transistor includes: a gate electrode; a semiconductor layer facing the gate electrode, with an insulating layer interposed in between; an etching stopper layer on the semiconductor layer; a pair of contact layers provided on the semiconductor layer, at least on both sides of the etching stopper layer; and source-drain electrodes electrically connected to the semiconductor layer through the pair of contact layers, and being in contact with the insulating layer.Type: ApplicationFiled: November 16, 2012Publication date: May 30, 2013Applicant: Sony CorporationInventor: Sony Corporation
-
Publication number: 20130137224Abstract: Fabrication processes for semiconductor devices are presented here. The device includes a support substrate, a buried oxide layer overlying the support substrate, a first semiconductor region located above the buried oxide layer and having a first conductivity type. The device also includes second, third, fourth, and fifth semiconductor regions. The second semiconductor region is located above the first semiconductor region, and it has a second conductivity type. The third semiconductor region is located above the second semiconductor region, and it has the first conductivity type. The fourth semiconductor region is located above the third semiconductor region, and it has the second conductivity type. The fifth semiconductor region extends through the fourth semiconductor region and the third semiconductor region to the second semiconductor region, and it has the second conductivity type.Type: ApplicationFiled: January 23, 2013Publication date: May 30, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: FREESCALE SEMICONDUCTOR, INC.
-
Publication number: 20130134489Abstract: A fabrication method of a pixel structure and a pixel structure are provided. A first patterned metal layer including scan lines and a gate is formed on a substrate. A first insulation layer, a semiconductor layer, an etching stop pattern and a metal layer are formed sequentially on the first patterned metal layer. The metal layer and the semiconductor layer are patterned to form a second patterned metal layer and a patterned semiconductor layer. The second patterned metal layer includes data lines, a source and a drain. The patterned semiconductor layer includes a first semiconductor pattern completely overlapping the second patterned metal layer and a second semiconductor pattern without overlapping the second patterned metal layer, wherein the second semiconductor pattern includes a channel pattern and a marginal pattern. The channel pattern is between the source and the drain and the marginal pattern surrounds the first semiconductor pattern.Type: ApplicationFiled: November 21, 2012Publication date: May 30, 2013Applicant: AU OPTRONICS CORPORATIONInventor: AU OPTRONICS CORPORATION
-
Publication number: 20130134514Abstract: A thin film transistor and a fabricating method thereof are provided. The thin film transistor includes a gate, a gate insulator, an oxide semiconductor layer, a source, a drain, and a light barrier. The gate insulator covers the gate. The oxide semiconductor layer is disposed on the gate insulator and located above the gate. The source and the drain are disposed on parts of the oxide semiconductor layer. The light barrier is located above the oxide semiconductor layer and includes a first insulator, an ultraviolet shielding layer, and a second insulator. The first insulator is disposed above the oxide semiconductor layer. The ultraviolet shielding layer is disposed on the first insulator. The second insulator is disposed on the ultraviolet shielding layer.Type: ApplicationFiled: February 4, 2012Publication date: May 30, 2013Applicant: CHUNGHWA PICTURE TUBES, LTD.Inventor: Hsi-Ming Chang
-
Publication number: 20130134425Abstract: A manufacturing method of an array substrate includes the following steps. A gate electrode and a gate insulator layer are successively formed on a substrate. A semiconductor layer, an etching stop layer, a hard mask layer, and a second patterned photoresist are successively formed on the gate insulator layer. The second patterned photoresist is employed for performing an over etching process to the hard mask layer to form a patterned hard mask layer. The second patterned photoresist is employed for performing a first etching process to the etching stop layer. The second patterned photoresist is then employed for performing a second etching process to the semiconductor layer to form a patterned semiconductor layer. The etching stop layer uncovered by the patterned hard mask layer is then removed for forming a patterned etching stop layer.Type: ApplicationFiled: September 14, 2012Publication date: May 30, 2013Applicant: AU OPTRONICS CORP.Inventors: Yi-Chen Chung, Chia-Yu Chen, Hui-Ling Ku, Yu-Hung Chen, Chi-Wei Chou, Fan-Wei Chang, Hsueh-Hsing Lu, Hung-Che Ting
-
Patent number: 8450733Abstract: An oxide semiconductor thin film transistor includes a gate electrode on a substrate, the gate electrode having a first area, a gate insulation layer on the gate electrode, the gate insulation layer covering the gate electrode, an active layer on the gate insulation layer, the active layer having a second area that is smaller than the first area, a source electrode on the active layer, the source electrode contacting a source region of the active layer, a drain electrode on the active layer, the drain electrode contacting a drain region of the active layer, and a passivation layer covering the active layer, the source electrode, and the drain electrode.Type: GrantFiled: March 29, 2011Date of Patent: May 28, 2013Assignee: Samsung Display Co., Ltd.Inventors: Seong-Min Wang, Joo-Sun Yoon, Tae-An Seo, Jeong-Hwan Kim
-
Patent number: 8450735Abstract: An object is to prevent contamination of a semiconductor film in a transistor or a semiconductor device including the transistor. Another object is to suppress variation in electrical characteristics and deterioration. A transistor including: a gate electrode layer provided over a substrate; a gate insulating film provided over the gate electrode layer; a semiconductor layer which is provided over the gate insulating film and which overlaps the gate electrode layer; a carbide layer provided over and in contact with a surface of the semiconductor layer; and a source electrode layer and a drain electrode layer which are electrically connected to the semiconductor layer is provided.Type: GrantFiled: August 25, 2010Date of Patent: May 28, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kosei Noda
-
Patent number: 8450159Abstract: A thin film transistor, a method of manufacturing the same, and a display device including the same, the thin film transistor including a substrate; a polysilicon semiconductor layer on the substrate; and a metal pattern between the semiconductor layer and the substrate, the metal pattern being insulated from the semiconductor layer, wherein the polysilicon of the semiconductor layer includes a grain boundary parallel to a crystallization growing direction, and a surface roughness of the polysilicon semiconductor layer defined by a distance between a lowest peak and a highest peak in a surface thereof is less than about 15 nm.Type: GrantFiled: February 11, 2011Date of Patent: May 28, 2013Assignee: Samsung Display Co., Ltd.Inventors: Jong-Hyun Park, Chun-Gi You, Sun Park, Jin-Hee Kang, Yul-Kyu Lee
-
Publication number: 20130126869Abstract: A thin-film transistor device includes: a gate electrode above a substrate; a gate insulating film on the gate electrode; a crystalline silicon thin film above the gate insulating film; a first semiconductor film above the crystalline silicon thin film; a pair of second semiconductor films above the first semiconductor film; a source electrode over one of the second semiconductor films; and a drain electrode over an other one of the second semiconductor films. The first semiconductor film is provided on the crystalline silicon thin film. A relationship ECP<EC1 is satisfied where ECP and EC1 denote energy levels at lower ends of conduction bands of the crystalline silicon thin film and the first semiconductor film, respectively.Type: ApplicationFiled: January 16, 2013Publication date: May 23, 2013Applicants: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., PANASONIC CORPORATIONInventors: PANASONIC CORPORATION, PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
-
Publication number: 20130130421Abstract: A method of manufacturing oxide thin film transistor and display device are provided. In the method of manufacturing an oxide thin film transistor, the method includes: forming an active layer of an oxide semiconductor on a substrate, and performing surface treatment with plasma for the active layer to permeate oxygen into the active layer.Type: ApplicationFiled: November 21, 2012Publication date: May 23, 2013Applicant: LG DISPLAY CO., LTD.Inventor: LG Display Co., Ltd.
-
Publication number: 20130126870Abstract: The present invention discloses a TFT, an array substrate, a device and a manufacturing method. The TFT comprises a conductive metal layer; an insulting oxidizing layer is formed on the surface of the metal layer. In the present invention, because the oxidation treatment is conducted on the surface of the metal layer, the insulating oxidizing layer is formed and can substitute for the silicon nitride as a TFT barrier layer; compared with the preparation of a silicon nitride barrier layer needing the drilling crew and the material cost, the preparation of the oxidizing layer needs cheap equipment without increasing further materials so that the cost is saved; in addition, the oxidizing layer only exists on the surface of the metal layer, and has small obstruction for light and low requirement for the penetration rate; thus, the process control is relatively simple and the cost can be further reduced.Type: ApplicationFiled: December 2, 2011Publication date: May 23, 2013Inventor: Hao Kou
-
Patent number: 8445339Abstract: A method for forming a conductor structure is provided. The method comprises: (1) providing a substrate; (2) forming a patterned dielectric layer with a first opening which exposes a portion of the substrate; forming a patterned organic material layer on the dielectric layer with a second opening which corresponds to the first opening and expose the exposed portion of the substrate; (3) forming a first barrier layer on the organic material layer and the exposed portion of the substrate; (4) forming a metal layer on the first barrier layer; and (5) removing the organic material layer, the first barrier layer thereon and the metal layer thereon.Type: GrantFiled: December 2, 2011Date of Patent: May 21, 2013Assignee: AU Optronics Corp.Inventors: Hantu Lin, Chienhung Chen
-
Patent number: 8445333Abstract: A method of forming polysilicon, a thin film transistor (TFT) using the polysilicon, and a method of fabricating the TFT are disclosed. The method of forming the polysilicon comprises: forming an insulating layer on a substrate; forming a first electrode and a second electrode on the insulating layer; forming at least one heater layer on the insulating layer so as to connect the first electrode and the second electrode; forming an amorphous material layer containing silicon on the heater layer(s); forming a through-hole under the heater layer(s) by etching the insulating layer; and crystallizing the amorphous material layer into a polysilicon layer by applying a voltage between the first electrode and the second electrode so as to heat the heater layer(s).Type: GrantFiled: February 2, 2011Date of Patent: May 21, 2013Assignee: Samsung Electronics Co., LtdInventors: Jun-Hee Choi, Andrei Zoulkarneev
-
Patent number: 8445909Abstract: Provided are a sensor array substrate and a method of fabricating the same. The sensor array substrate includes: a substrate in which a switching element region and a sensor region that senses light are defined; a first semiconductor layer which is formed in the sensor region; a first gate electrode which is formed on the first semiconductor layer and overlaps the first semiconductor layer; a second gate electrode which is formed in the switching element region; a second semiconductor layer which is formed on the second gate electrode and overlaps the second gate electrode; and a light-blocking pattern which is formed on the second semiconductor layer and overlaps the second semiconductor layer, wherein the first semiconductor layer and the second semiconductor layer are disposed on different layers, and the second gate electrode and the light-blocking pattern are electrically connected to each other.Type: GrantFiled: May 6, 2011Date of Patent: May 21, 2013Assignee: Samsung Display Co., Ltd.Inventors: Kyung-Sook Jeon, Jun-Ho Song, Sang-Youn Han, Sung-Hoon Yang, Dae-Cheol Kim, Ki-Hun Jeong, Mi-Seon Seo
-
Publication number: 20130119391Abstract: A thin-film transistor device includes: a gate electrode above a substrate; a gate insulating film on the gate electrode; a crystalline silicon thin film including a channel region which is provided on the gate insulating film; semiconductor films on at least the channel region; an insulating film made of an organic material which is provided over the channel region and above the semiconductor films; a source electrode over at least an end portion of the insulating film; and a drain electrode over at least the other end portion of the insulating film and facing the source electrode. The semiconductor films include at least a first semiconductor film and a second semiconductor film provided on the first semiconductor film. A relationship ECP<EC1 is satisfied where ECP and EC1 denote energy levels at lower ends of conduction bands of the crystalline silicon thin film and the first semiconductor film, respectively.Type: ApplicationFiled: January 9, 2013Publication date: May 16, 2013Applicants: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., PANASONIC CORPORATIONInventors: Panasonic Corporation, Panasonic Liquid Crystal Display Co., Ltd.
-
Publication number: 20130122666Abstract: It is an object to provide a highly reliable semiconductor device including a thin film transistor whose electric characteristics are stable. In addition, it is another object to manufacture a highly reliable semiconductor device at low cost with high productivity. In a semiconductor device including a thin film transistor, a semiconductor layer of the thin film transistor is formed with an oxide semiconductor layer to which a metal element is added. As the metal element, at least one of metal elements of iron, nickel, cobalt, copper, gold, manganese, molybdenum, tungsten, niobium, and tantalum is used. In addition, the oxide semiconductor layer contains indium, gallium, and zinc.Type: ApplicationFiled: December 31, 2012Publication date: May 16, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Semiconductor Energy Laboratory Co., Ltd.
-
Publication number: 20130122667Abstract: In a thin film transistor, an increase in off current or negative shift of the threshold voltage is prevented. In the thin film transistor, a buffer layer is provided between an oxide semiconductor layer and each of a source electrode layer and a drain electrode layer. The buffer layer includes a metal oxide layer which is an insulator or a semiconductor over a middle portion of the oxide semiconductor layer. The metal oxide layer functions as a protective layer for suppressing incorporation of impurities into the oxide semiconductor layer. Therefore, in the thin film transistor, an increase in off current or negative shift of the threshold voltage can be prevented.Type: ApplicationFiled: January 8, 2013Publication date: May 16, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Semiconductor Energy Laboratory Co., Ltd.
-
Patent number: 8441047Abstract: An object is to provide an n-channel transistor and a p-channel transistor having a preferred structure using an oxide semiconductor. A first source or drain electrode which is electrically connected to a first oxide semiconductor layer and is formed using a stacked-layer structure including a first conductive layer containing a first material and a second conductive layer containing a second material, and a second source or drain electrode which is electrically connected to a second oxide semiconductor layer and is formed using a stacked-layer structure including a third conductive layer containing the first material and a fourth conductive layer containing the second material are included. The first oxide semiconductor layer is in contact with the first conductive layer of the first source or drain electrode, and the second oxide semiconductor layer is in contact with the third and the fourth conductive layers of the second source or drain electrode.Type: GrantFiled: April 5, 2010Date of Patent: May 14, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi Godo, Takayuki Inoue
-
Publication number: 20130114017Abstract: Embodiments of the present invention provide an array substrate and a method for manufacturing the same, and a display device. The method comprises: depositing a first transparent electrode layer on a base substrate, coating first photoresist on the transparent electrode layer, and performing exposure and development on the first photoresist to retain the first photoresist at a location where a first transparent electrode is to be formed, so that a first photoresist pattern is formed; etching the first transparent electrode layer with the first photoresist pattern, so as to form the first transparent electrode; and depositing a second transparent electrode layer on the base substrate after the etching, and then performing a photoresist lifting-off process on the first photoresist pattern to remove a part of the second transparent electrode layer on the first photoresist pattern so that a second transparent electrode is formed.Type: ApplicationFiled: August 13, 2012Publication date: May 9, 2013Applicant: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Wei Qin, Yun Dong
-
Patent number: 8436355Abstract: Disclosed is a method that includes: forming a gate electrode on a substrate, then forming an insulation layer so as to completely cover the gate electrode, thereafter forming a semiconductor layer on the insulation layer, and then forming a crystallization-inducing metal layer on the semiconductor layer; removing the part of at least the crystallization-inducing metal layer that is over a channel region of the semiconductor layer; forming source and drain electrodes at a location which is over source and drain regions respectively located at opposite sides with respect to the channel region of the semiconductor layer and is above the crystallization-inducing metal layer; and heating the crystallization-inducing metal layer so as to form a silicide layer of a crystallization-inducing metal.Type: GrantFiled: November 14, 2008Date of Patent: May 7, 2013Assignee: Panasonic CorporationInventors: Takaaki Ukeda, Tohru Saitoh, Kazunori Komori, Sadayoshi Hotta
-
Patent number: 8435843Abstract: Embodiments of the present invention generally include TFTs and methods for their manufacture. The gate dielectric layer in the TFT may affect the threshold voltage of the TFT. By treating the gate dielectric layer prior to depositing the active channel material, the threshold voltage may be improved. One method of treating the gate dielectric involves exposing the gate dielectric layer to N2O gas. Another method of treating the gate dielectric involves exposing the gate dielectric layer to N2O plasma. Silicon oxide, while not practical as a gate dielectric for silicon based TFTs, may also improve the threshold voltage when used in metal oxide TFTs. By treating the gate dielectric and/or using silicon oxide, the threshold voltage of TFTs may be improved.Type: GrantFiled: January 20, 2012Date of Patent: May 7, 2013Assignee: Applied Materials, Inc.Inventor: Yan Ye
-
Patent number: 8436358Abstract: Provided is an image display device including thin film transistors on a substrate, including: gate lines and drain lines intersecting the gate lines, each thin film transistor having, in a channel region, a laminate structure in which a gate electrode, a gate insulating film, and a semiconductor layer are laminated in the stated order from the substrate side; and a pair of removal regions in which parts of the gate insulating film are removed, which are formed on both sides of the gate electrode and formed in a channel width direction of the channel region, in which when W represents a width of the gate electrode in the channel width direction of the channel region, and R represents a width of the gate insulating film in the channel width direction, which is sandwiched between the pair of removal regions, R?W is satisfied.Type: GrantFiled: April 18, 2011Date of Patent: May 7, 2013Assignees: Hitachi Displays, Ltd., Panasonic Liquid Crystal Display Co., Ltd.Inventor: Yoshiaki Toyota
-
Patent number: RE44267Abstract: A liquid crystal display device which utilizes an active matrix substrate and its substrate, and which is provided with a novel method of manufacture which can reduce the manufacturing process of amorphous silicon thin film transistors of reverse stagger construction, and an electrostatic protection means which is created using this method of manufacture. In a thin film transistor manufacturing process, along with forming an aperture for connecting the contact hole and the external terminal in a manufacturing process for a thin film transistor, utilization is made of ITO film as the wiring. The electrostatic protection means is formed from a bi-directional diode (electrostatic protection element) which is composed utilizing an MOS transistor connected between the electrode (PAD) for connecting the external terminal, and the joint electric potential line.Type: GrantFiled: October 2, 1996Date of Patent: June 4, 2013Assignee: Seiko Epson CorporationInventor: Takashi Satou