Including Insulated Gate Field Effect Transistor Having Gate Surrounded By Dielectric (i.e., Floating Gate) Patents (Class 438/201)
-
Patent number: 6670227Abstract: For fabricating a first device within a core region and a second device within a periphery region, of a semiconductor substrate, disposable spacers having a first width are formed at sidewalls of a first gate stack of the core region and a second gate stack of the periphery region. Drain and source junctions of the second device are formed in the periphery region to the sides of the disposable spacers of the second gate stack. The disposable spacers are removed and permanent spacers having a second width are formed at the sidewalls of the first and second gate stacks, with the second width being less than the first width. Silicide is formed with an exposed portion of a drain bit line junction within the core region after forming the permanent spacers.Type: GrantFiled: February 10, 2003Date of Patent: December 30, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Hsiao-Han Thio, Kei-Leong Ho
-
Publication number: 20030234420Abstract: Structures and methods for write once read only memory employing floating gates are provided. The write once read only memory cell includes a floating gate transistor formed in a modified dynamic random access memory (DRAM) fabrication process. The floating gate transistor has a first source/drain region, a second source/drain region, a channel region between the first and the second source/drain regions, a large work function floating gate separated from the channel region by a gate insulator, and a control gate is separated from the floating gate by a gate dielectric. A plug is coupled to the first source/drain region and couples the first source/drain region to an array plate. A transmission line is coupled to the second source/drain region. The floating gate transistor can be programmed in two directions to trap charge in the high work function floating gate.Type: ApplicationFiled: June 21, 2002Publication date: December 25, 2003Applicant: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6667201Abstract: The present invention discloses a method for manufacturing a flash memory cell having a horizontal surrounding gate (HSG). The flash memory cell of the present invention is formed on a trench of an isolation region, and a channel of the flash memory cell composed of a semiconductor film is encompassed and surrounded by a tunneling oxide layer, a floating gate, a dielectric layer, and a control gate in sequence. In addition, the floating gate and the control gate are also formed on the trench below the channel. Therefore, the leakage current of the channel can be reduced, and the short channel effect can be avoided. Furthermore, the coupling capacitor between the control gate and the floating gate is increased without increasing the cell size. Besides, the data can be programmed and erased by a Fowler-Nordheim (FN) tunneling effect.Type: GrantFiled: December 9, 2002Date of Patent: December 23, 2003Assignee: Windbond Electronics CorporationInventor: Wen-Yueh Jang
-
Publication number: 20030227047Abstract: A split-gate flash memory structure. The flash memory structure mainly includes a substrate, a control gate over the substrate and a floating gate between the substrate and the control gate. A first side of the floating gate and the control gate are aligned. A second side of the floating gate protrudes beyond the control gate and has a corner with a sharp profile. The structure further includes spacers on the sidewalls of the control gate and the floating gate, a source region in the substrate on the first side of the floating gate, a drain region in the substrate on the second side of the floating gate and a select gate in the substrate between the spacers and the drain region. The sharp corner on the floating gate generates a higher electric field that speeds the erasure of data from the flash memory.Type: ApplicationFiled: June 11, 2002Publication date: December 11, 2003Inventors: Cheng-Yuan Hsu, Chih-Wei Hung, Chih-Ming Chen
-
Publication number: 20030228728Abstract: Disabling flash memory cells to protect their contents, and thus essentially transforming them into read-only memory (ROM) cells, is disclosed. A gate mask and an implant code mask are positioned over a given flash memory cell. A field oxide layer is then fabricated within a substrate layer of the cell through the masks as logically and'ed together. By such fabrication, the flash memory cell is at least partially disabled. The masks are preferably a gate mask and an implant code mask, as these masks typically are already existing and available for use.Type: ApplicationFiled: June 11, 2002Publication date: December 11, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Chang Yu, Fei-Wen Cheng
-
Patent number: 6660578Abstract: A semiconductor device, a semiconductor wafer and a method of forming a semiconductor wafer where a barrier layer is used to inhibit P-type ion-penetration into a dielectric layer made from a high-K material.Type: GrantFiled: April 8, 2002Date of Patent: December 9, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Olov Karlsson, Qi Xiang, HaiHong Wang, Bin Yu, Zoran Krivokapic
-
Patent number: 6657262Abstract: An electronic device, integrated monolithically in a semiconductor substrate and comprising a bipolar transistor connected in series to at least one MOS transistor, the bipolar transistor having a base region that includes a first buried region and a first diffused region extending continuously from the substrate surface down to the buried region, and the diffused region is bordered by an isolation trench region extending in the buried region.Type: GrantFiled: March 30, 2001Date of Patent: December 2, 2003Assignee: STMicroelectronics S.r.l.Inventor: Davide Patti
-
Patent number: 6657249Abstract: A nonvolatile semiconductor memory device capable of readily distinctively forming transistors in a peripheral circuit part and a transistor in a memory cell part while minimizing the number of times of high-temperature heat treatment are obtained. In the peripheral circuit part, at least one of a first transistor and a second transistor has a lower conductive layer having the same perpendicular structure as a floating gate, an intermediate insulator film including an insulator film of the same perpendicular structure as an inter-gate isolation film and an upper conductive layer of the same perpendicular structure as a conductive layer of a control gate in ascending order on a gate insulator film thereof, and the intermediate insulator film includes a conduction part electrically connecting the upper conductive layer and the lower conductive layer with each other.Type: GrantFiled: July 8, 2002Date of Patent: December 2, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Naho Nishioka, Naoki Tsuji
-
Patent number: 6653189Abstract: One aspect of the present invention relates to a method of making a flash memory cell, involving the steps of providing a substrate having a flash memory cell thereon; forming a self-aligned source mask over the substrate, the self aligned source mask having openings corresponding to source lines; implanting a source dopant of a first type in the substrate through the openings in the self-aligned source mask corresponding to source lines; removing the self-aligned source mask from the substrate; forming a MDD mask over the substrate, the MDD mask covering the source lines and having openings corresponding to drain lines; and implanting a medium dosage drain implant of a second type to form a drain region in the substrate adjacent the flash memory cell.Type: GrantFiled: October 30, 2000Date of Patent: November 25, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Sameer Haddad, Yue-song He, Timothy Thurgate, Chi Chang, Mark W. Randolph, Ngaching Wong
-
Patent number: 6649476Abstract: A monotonic dynamic-static pseudo-NMOS logic circuit comprises a dynamic logic circuit having a clock input and having an output configured to be pre-charged high when a low clock signal is provided to the clock input; and a static logic circuit having a clock bar input and having an output configured to be precharged low when a high value of the complement of the clock signal is provided to the clock bar input. A logic gate array comprises a plurality of vertical ultrathin transistors coupled together.Type: GrantFiled: February 15, 2001Date of Patent: November 18, 2003Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6649481Abstract: The invention discloses methods of fabricating a semiconductor device structure having low source/drain junction capacitances and low junction leakage currents. The low source/drain junction capacitances are obtained by implementing in a self-aligned manner the major portions of the heavily-doped source and drain regions of a device over the trench-isolation region using highly-conductive silicided polycrystalline- or amorphous-semiconductor and the junction leakage currents resulting from the generation/recombination current in the depletion regions of the heavily-doped source and drain junctions due to the implant-induced defects can be much reduced or eliminated. Moreover, the contacts are made on the silicided heavily-doped source and drain regions over the trench-isolation regions, the traditional contact-induced leakage current due to the shallow source/drain junction can be completely eliminated by the present invention.Type: GrantFiled: March 30, 2001Date of Patent: November 18, 2003Assignee: Silicon-Based Technology Corp.Inventor: Ching-Yuan Wu
-
Patent number: 6649473Abstract: A method of fabricating a floating gate for a flash memory. An active region is formed on a semiconductor substrate. A first insulating layer, a first conductive layer and a masking layer are sequentially formed in the active region. A part of the masking layer is removed to form a first opening. A second conductive layer is formed to cover the masking layer and the bottom surface and sidewall of the first opening. A second insulating layer is formed on the second conductive layer to fill the first opening. An oxidation process is performed until the second conductive layer in contact with the second insulating layer over the masking layer is oxidized into a third insulating layer. The second and third insulating layers are removed to form a second opening. A fourth insulating layer fills in the second opening. The masking layer and the first conductive layer underlying the masking layer uncovered by the fourth insulating layer are removed.Type: GrantFiled: December 27, 2002Date of Patent: November 18, 2003Assignee: Nanya Technology CorporationInventors: Chi-Hui Lin, Chung-Lin Huang
-
Patent number: 6649508Abstract: Methods of forming integrated circuit devices (e.g., memory devices) include the use of preferred self-aligned contact hole fabrication steps. These steps improve process reliability by reducing the likelihood that contact holes will become misaligned to underlying integrated circuit device structures and thereby potentially expose the structures in an adverse manner. Typical methods include the steps of forming a plurality of interconnection patterns on a substrate and then covering a surface of the interconnection patterns and a portion of the substrate with a capping insulating layer such as silicon nitride layer. The capping insulating layer is then covered with an upper interlayer insulating layer different from the capping insulating layer. The upper interlayer insulating layer and the capping insulating layer are then dry-etched in sequence to form a first narrow contact hole that exposes the substrate, but preferably does not expose the interconnection patterns.Type: GrantFiled: April 24, 2000Date of Patent: November 18, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Woo Park, Yun-Gi Kim, Dong-Gun Park
-
Publication number: 20030209751Abstract: Several embodiments of flash EEPROM split-channel cell arrays are described that position the channels of cell select transistors along sidewalls of trenches in the substrate, thereby reducing the cell area. Select transistor gates are formed as part of the word lines and extend downward into the trenches with capacitive coupling between the trench sidewall channel portion and the select gate. In one embodiment, trenches are formed between every other floating gate along a row, the two trench sidewalls providing the select transistor channels for adjacent cells, and a common source/drain diffusion being positioned at the bottom of the trench. A third gate provides either erase or steering capabilities. In another embodiment, trenches are formed between every floating gate along a row, a source/drain diffusion extending along the bottom of the trench and upwards along one side with the opposite side of the trench being the select transistor channel for a cell.Type: ApplicationFiled: May 18, 2001Publication date: November 13, 2003Applicant: SanDisk CorporationInventors: Eliyahou Harari, Jack H. Yuan, George Samachisa
-
Publication number: 20030209767Abstract: The nonvolatile semiconductor memory device comprises a semiconductor substrate 10 with a trench 16 formed in the surface thereof, an impurity diffused region 24 formed in the surface of the semiconductor substrate 10 other than the region where the trench 16 is formed, an impurity diffused region 26 formed in the semiconductor substrate 10 at the bottom of the trench 16 and having a width smaller than that of the trench 16, a charge storage layer 28 of an insulating layer formed on the inside surface of the trench 16, and a conducting layer 36 formed on the charge storage layer 28 between the impurity diffused region 24 and the impurity diffused region 26. Whereby the punch-through between the impurity diffused region 24 and the impurity diffused region 26 can be effectively prevented, and resultantly writing can be efficiently performed.Type: ApplicationFiled: May 12, 2003Publication date: November 13, 2003Applicant: FUJITSU LIMITEDInventors: Koji Takahashi, Taketo Watanabe
-
Patent number: 6633057Abstract: In a non-volatile semiconductor memory having a peripheral circuit zone and a memory zone including plural memory cells each having a floating gate and a control gate, an interlayer insulator is formed over the control gate of the memory cells and a gate electrode in the peripheral circuit zone. A groove is formed in the interlayer insulator film to longitudinally extend along a word line which constitutes the control gate for a plurality of memory cells arranged in one line. This groove penetrates through the interlayer insulator film to reach the word line over the whole length of the word line. A conducting material is deposited on the interlayer insulator film to fill up the groove so that a plate-shaped contact is formed in the groove. The conducting material is patterned to form an overlying interconnection extending on the interlayer insulator film along the word line.Type: GrantFiled: March 23, 2001Date of Patent: October 14, 2003Assignee: NEC Electronics CorporationInventors: Masato Kawata, Kuniko Kikuta
-
Patent number: 6630375Abstract: Over the principal surface of a semiconductor substrate body containing an impurity of a predetermined conduction type, there is formed an epitaxial layer which contains an impurity of the same conduction type as that of the former impurity and the same concentration as the designed one of the former impurity. After this, there are formed a well region which has the same conduction type as that of said impurity and its impurity concentration gradually lowered depthwise of said epitaxial layer. The well region is formed with the gate insulating films of MIS·FETs.Type: GrantFiled: December 5, 2001Date of Patent: October 7, 2003Assignee: Hitachi, Ltd.Inventors: Hiroto Kawagoe, Tatsumi Shirasu, Shogo Kiyota, Norio Suzuki, Eiichi Yamada, Yuji Sugino, Manabu Kitano, Yoshihiko Sakurai, Takashi Naganuma, Hisashi Arakawa
-
Patent number: 6627944Abstract: A floating gate memory device has a floating gate and an insulating layer on the floating gate. A control gate is on the insulating layer. The insulating layer is made up of a molecular matrix with ionic complexes distributed in the molecular matrix. By the application of an electric field, the ionic complexes are dissociable in the molecular matrix to change the resistivity (or conductivity) of the insulating layer. By switching between a high resistivity (low conductivity) state, where charge is retained by the floating gate, to a low resistivity (high conductivity) state, the charge stored on the floating gate can readily drained off to the gate electrode.Type: GrantFiled: May 7, 2002Date of Patent: September 30, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Aaron Mandell, Andrew Perlman
-
Publication number: 20030178669Abstract: A nonvolatile semiconductor memory for storing electrical charge to store information is provided. The memory includes a semiconductor substrate having a pair of bit lines disposed substantially in parallel with each other, and a channel region sandwiched between the bit lines; an embedded gate extending above the channel region substantially in parallel with the bit lines, the embedded gate made of a conductive layer being provided via ONO film made of a nitride film sandwiched by oxide films; a floating gate made of a conductive layer provided above the channel region via gate oxide film, along the embedded gate; an insulating layer covering the floating gate and the embedded gate; and a word line provided on the insulating layer on the floating gate, substantially orthogonal to the bit lines. Electrical charge is stored into the floating gate and/or the nitride film included in the ONO film.Type: ApplicationFiled: March 17, 2003Publication date: September 25, 2003Inventor: Yuichi Kunori
-
Publication number: 20030181007Abstract: A method for reducing random bit failures of flash memory fabrication processes with an ISSG film is disclosed. The random bit failures are caused by HF acid penetration. The ISSG film, which functions as a interface reinforcement layer, is formed on a sacrificial layer and a PL1 layer. With the aid of the ISSG film, the flash memory is free of acid-corroded seams.Type: ApplicationFiled: March 25, 2002Publication date: September 25, 2003Inventors: Weng-Hsing Huang, Kent Kuohua Chang
-
Patent number: 6624015Abstract: The manufacturing method comprises, in sequence, the steps of: depositing an upper layer of polycrystalline silicon; defining the upper layer, obtaining LV gate regions of low voltage transistors and undefined portions; forming LV source and drain regions laterally to the LV gate regions; forming a layer of silicide on the LV source and drain regions, on the LV gate regions, and on the undefined portions; defining stack gate regions and HV gate regions of high-voltage transistors; and forming HV source and drain regions and cell regions.Type: GrantFiled: November 9, 2001Date of Patent: September 23, 2003Assignee: STMicroelectronics S.r.l.Inventors: Matteo Patelmo, Giovanna Dalla Libera, Nadia Galbiati, Bruno Vajana
-
Patent number: 6624464Abstract: A non-volatile memory cell array having second floating gates with a narrow width, a large height, and slanted side walls. Critical dimension errors due to photolithographic and etching processes are decreased. The difference in the coupling ratio between the memory cells is low thereby improving speed during programming and/or erasing. A second floating gate having a narrower critical dimension than a second floating gate obtained using a photolithographic process may be designed, thereby forming a highly integrated non-volatile memory cell array.Type: GrantFiled: October 29, 2001Date of Patent: September 23, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Shik Shin, Kyu-Charn Park, Sung-Nam Chang, Jung-Dal Choi, Won-Hong Lee
-
Publication number: 20030162347Abstract: A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate having a plurality of spaced apart isolation regions and active regions on the substrate substantially parallel to one another in the column direction. Floating gates are formed in each of the active regions. In the row direction, trenches are formed that include indentations. The trenches are filled with a conducting material to form blocks of the conducting material that constitute control gates. The trench indentations result in the formation of protruding portions on the control gates that extend over the floating gates.Type: ApplicationFiled: January 30, 2003Publication date: August 28, 2003Inventor: Chih Hsin Wang
-
Publication number: 20030157763Abstract: A semiconductor memory comprises: a first conductivity type semiconductor substrate and memory cells each constituted of an island-like semiconductor layer, a charge storage layer and a control gate, the charge storage layer and the control gate being formed to entirely or partially encircle a sidewall of the island-like semiconductor layer, wherein the memory cells are disposed in series, and the island-like semiconductor layer on which the memory cells are disposed has cross-sectional areas in a horizontal direction which vary stepwise.Type: ApplicationFiled: June 20, 2002Publication date: August 21, 2003Inventors: Tetsuo Endoh, Fujio Masuoka, Takuji Tanigami, Takashi Yokoyama, Noboru Takeuchi, Yoshihisa Wada, Kota Sato, Kazushi Kinoshita
-
Publication number: 20030157767Abstract: The manufacturing method of the invention is applied to production of a semiconductor device including a memory area and a logic circuit area. The method first provides a semiconductor substrate, which has an element separating region formed on surface of a semiconductor layer to attain insulation between semiconductor elements, a first conductive layer formed above the semiconductor layer and patterned to give a word gate of the non-volatile memory device, a stopper layer formed above the first conductive layer, and control gates formed as side walls via an ONO membrane on both side faces of the first conductive layer in the memory area. The method subsequently patterns the first conductive layer in the logic circuit area to create a gate electrode of an insulated gate field effect transistor, which constructs the peripheral circuit, in the logic circuit area and to create a dummy gate electrode above the element separating region in the logic circuit area.Type: ApplicationFiled: January 24, 2003Publication date: August 21, 2003Applicant: SEIKO EPSON CORPORATIONInventor: Yoshikazu Kasuya
-
Patent number: 6607925Abstract: A method for repairing an isolation dielectric damaged during a semiconductor fabrication process is disclosed in which a hard mask material is used to pattern a first material, the first material having openings therein exposing isolation regions comprising a first isolation dielectric layer. The method includes etching the hard mask material from the first material, wherein the etch creates gouges in the first isolation dielectric layer, and depositing a second layer of isolation dielectric over the first material, wherein the second isolation dielectric layer fills the gouges in the first isolation dielectric layer. The method further includes polishing on the second layer of isolation dielectric to remove the second layer of isolation dielectric from the first material.Type: GrantFiled: June 6, 2002Date of Patent: August 19, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Unsoon Kim, Dawn M. Hopper, Yider Wu, Krishnashree Achuthan
-
Publication number: 20030148574Abstract: Fast and efficient photodiodes with different structures are fabricated using CMOS process technology by adapting transistor structures to form the diode structures. The anode regions of the photodiodes correspond to either PLDD regions of PMOS transistors or P-wells of NMOS transistors to provide two different photodiode structures with different anode region depths and thus different drift region thicknesses. An antireflective film used on the silicon surface of the photodiodes is employed as a silicide-blocking mask at other locations of the device.Type: ApplicationFiled: February 1, 2002Publication date: August 7, 2003Inventors: Danielle A. Thomas, Gilles E. Thomas
-
Publication number: 20030148575Abstract: Floating-gate memory cells having a trench source-line contact are suited for increased packing densities without a need for low-resistance ground straps placed at regular intervals across a memory array. Such floating-gate memory cells have their drain regions and source regions formed in a first semiconductor region having a first conductivity type. This first semiconductor region is separated from the underlying substrate by an interposing second semiconductor region having a second conductivity type different from the first conductivity type. The source regions of the memory cells are coupled to the second semiconductor region as a common source line. Such memory cells can be programmed, read and erased by applying various potential levels to their control gates, their drain regions, the first semiconductor region, and the second semiconductor region.Type: ApplicationFiled: February 14, 2003Publication date: August 7, 2003Applicant: Micron Technology, Inc.Inventor: Ebrahim Abedifard
-
Patent number: 6602746Abstract: A manufacturing method for a dual-gate CMOS semiconductor device that suppresses mutual diffusion of P type impurities and N type impurities in a gate electrode. An NMOS part and a PMOS part are formed on a semiconductor substrate. A polycrystalline silicon layer is formed on the NMOS part and the PMOS part, and consists of an N type impurity containing polycrystalline silicon layer and a P type impurity containing polycrystalline silicon layer. A first conductive layer is formed on the polycrystalline silicon layer so as to include a groove region, in which the first conductive layer is not formed, on a predetermined region including a boundary between the N type impurity containing polycrystalline silicon layer and the P type impurity containing polycrystalline silicon layer.Type: GrantFiled: August 31, 2001Date of Patent: August 5, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Hiroyuki Tanaka
-
Patent number: 6603171Abstract: A process for the manufacturing of electronic devices, including memory cells, involving forming, on a substrate of semiconductor material, multilayer stacks including a floating gate region, an intermediate dielectric region, and a control gate region; forming a protective layer extending on top of the substrate and between the multilayer stacks and having a height at least equal to the multilayer stacks. The step of forming multilayer stacks includes the step of defining the control gate region on all sides so that each control gate region is completely separate from adjacent control gate regions. The protective layer isolates the multilayer stacks from each other at the sides. Word lines of metal extend above the protective layer and are in electrical contact with the gate regions.Type: GrantFiled: August 20, 2002Date of Patent: August 5, 2003Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Grossi, Cesare Clementi
-
Patent number: 6600191Abstract: A method for interconnecting bit contacts and digit lines of a semiconductor device. A mask, through which portions of sidewall spacers of the digit lines located proximate the bit contacts are exposed, is positioned over the digit lines. Dopant is directed toward the semiconductor device at a nonperpendicular angle to a plane of the semiconductor device so as to dope portions of the sidewall spacers on one side of each of the digit lines while sidewall spacers opposed thereto and adjacent bit contacts are shielded from the dopant. Doped regions of the sidewall spacers may be removed with selectivity over undoped regions thereof to expose connect regions of each conductive element of each digit line. A conductive strap may then be formed to electrically link each connect region to its corresponding bit contact. Semiconductor devices including the conductive straps are also disclosed.Type: GrantFiled: May 2, 2002Date of Patent: July 29, 2003Assignee: Micron Technology, Inc.Inventors: Tyler A. Lowrey, Shubneesh Batra
-
Patent number: 6593177Abstract: A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate has a plurality of spaced apart isolation regions on the substrate substantially parallel to one another. An active region is between each pair of adjacent isolation regions. The active and isolation regions are formed in parallel and in the column direction. In the row direction, strips of spaced apart silicon nitride are formed. A source line plug is formed between adjacent pairs of silicon nitride and is in contact with a first region in the active regions, and the isolation regions. The strips of silicon nitride are removed and isotropically etched. In addition, the materials beneath the silicon nitride are also isotropically etched. Polysilicon spacers are then formed in the row direction parallel to the source line plug and adjacent to the floating gates. A second region is formed between adjacent, spaced apart, control gates.Type: GrantFiled: October 5, 2001Date of Patent: July 15, 2003Assignee: Silicon Storage Technology, Inc.Inventor: Dana Lee
-
Patent number: 6589827Abstract: A silicon germanium layer is deposited over a semiconductor substrate with a gate insulating film interposed between the substrate and the silicon germanium layer. Then, an upper silicon layer in an amorphous state is deposited on the silicon germanium layer. Thereafter, a gate electrode is formed by patterning the silicon germanium layer and the upper silicon layer.Type: GrantFiled: July 25, 2001Date of Patent: July 8, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hiroko Kubo, Kenji Yoneda
-
Patent number: 6590262Abstract: A device layout is disclosed for an ESD device for protecting NMOS high voltage transistors where the SCR protection device and the two NMOS transistors are integrated. The two NMOS transistors share an n-type doped drain (ndd) area which has implanted two n+ drains, one for each of the two transistors and a p+ diffusion separates the two n+ drains. Furthermore, the ndd area has implanted an n-well which extends from halfway under the first n+ drain to halfway under the second n+ drain. In addition, the depth of the n-well exceeds the depth of the ndd area. The added p+ diffusion together with the ndd area and the p-substrate of the silicon wafer create the parasitic pnp transistors of the SCR. The shared ndd area together with the n+ sources of the NMOS transistors creates the SCR's two parasitic npn transistors.Type: GrantFiled: February 26, 2002Date of Patent: July 8, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jyh-Min Jiang, Kuo-Chio Liu, Jian-Hsing Lee, Ruey-Hsin Liu
-
Publication number: 20030124790Abstract: A system for fabricating an integrated circuit is disclosed in which a mixed voltage device (100), having a core gate (200) and a PMOS I/O gate (400) is formed on a substrate (10). A positively doped silicate glass (35) is deposited on the mixed voltage device, and the core gate is processed. Finally, the source/drain region (50) of the high voltage PMOS I/O gate is implanted with positive ions from the positively doped silicate glass that diffuse into the substrate at the PMOS I/O gate.Type: ApplicationFiled: June 13, 2002Publication date: July 3, 2003Inventor: PR Chidambaram
-
Publication number: 20030119261Abstract: In the course of a method for fabricating a field-effect transistor having a floating gate, a structure is formed which has uncovered sidewalls of a layer made of the material for forming the floating gate and which is exposed to an oxidizing atmosphere in order to coat the sidewalls. At the same time, other regions of the structure have an insulating oxide layer. At a point in time prior to the action of an oxidizing atmosphere, nitrogen is implanted into the material of the floating gate in a quantity that appreciably reduces the oxidation at the sidewalls thereof.Type: ApplicationFiled: December 16, 2002Publication date: June 26, 2003Inventors: Franz Hofmann, Georg Tempel, Robert Strenz, Robert Wiesner
-
Patent number: 6583478Abstract: A semiconductor transfer circuit and a structure thereof are provided. The transfer circuit and the structure thereof include a stack gate MOS transistor having first and second gate electrodes that are sequentially stacked and a control MOS transistor connected to the stack gate MOS transistor. A drain of the control MOS transistor is connected to the first gate electrode.Type: GrantFiled: September 6, 2001Date of Patent: June 24, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Sung-Hoi Hur
-
Publication number: 20030111671Abstract: A semiconductor device includes: a semiconductor substrate having a memory cell section and a peripheral circuit section defined in a plane; a floating gate electrode formed on semiconductor substrate in the memory cell section; a control gate electrode laminated thereabove; a gate electrode as a peripheral circuit electrode formed in one-layer-structure on semiconductor substrate in the peripheral circuit section; a first dummy electrode formed in the peripheral circuit section so as to have approximately same thickness as floating gate electrode; and a second dummy electrode laminated thereabove so as to have approximately same thickness as control gate electrode.Type: ApplicationFiled: July 10, 2002Publication date: June 19, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Yasuhiro Araki, Satoshi Shimizu
-
Publication number: 20030113962Abstract: A semiconductor device (30) comprises an underlying insulating layer (34), an overlying insulating layer (42) and a charge storage layer (36) between the insulating layers (34, 42). The charge storage layer (36) and the overlying insulating layer (42) form an interface, where at least a majority of charge in the charge storage layer (36) is stored. This can be accomplished by forming a charge storage layer (36) with different materials such as silicon and silicon germanium layers or n-type and p-type material layers, in one embodiment. In another embodiment, the charge storage layer (36) comprises a dopant that is graded. By storing at least a majority of the charge at the interface between the charge storage layer (36) and the overlying insulating layer (42), the leakage of charge through the underlying insulating layer is decreased allowing for a thinner underlying insulating layer (34) to be used.Type: ApplicationFiled: December 14, 2001Publication date: June 19, 2003Inventors: Gowrishankar L. Chindalore, Frank K. Baker, Paul A. Ingersoll, Alexander B. Hoefler
-
Patent number: 6576514Abstract: A semiconductor wafer includes a substrate, a polysilicon layer, and a sacrificial layer on the polysilicon layer. A dielectric layer is formed to cover the substrate and the sacrificial layer. A portion of the dielectric layer is removed to expose an upper portion of the sidewalls of the sacrificial layer. A passivation layer is formed on the surface of the dielectric layer and contacts the exposed sidewalls of the sacrificial layer. The passivation layer and the dielectric layer positioned over the sacrificial layer are removed down to a predetermined height by CMP. The dielectric layer is removed from the sacrificial layer, followed by removing the passivation layer and removing the sacrificial layer. A recess is thus formed with the polysilicon layer as the bottom of the recess and the remaining dielectric layer as the walls. Finally, another polysilicon layer is formed on the semiconductor wafer to form a floating gate.Type: GrantFiled: December 3, 2001Date of Patent: June 10, 2003Assignee: Macronix International Co. Ltd.Inventors: Chen-Chin Liu, Chin-Yi Huang, Weng-Hsing Huang
-
Patent number: 6573130Abstract: A process that provides for the manufacture of LV transistors with salicidated junctions on first areas of a substrate, HV transistors on second areas, and memory cells on third areas. The process includes forming LV oxide regions and LV gate regions on the first areas, HV oxide regions on the second areas, selection oxide regions, tunnel oxide regions, and matrix oxide regions on the third areas; forming floating gate regions and insulating regions on the tunnel oxide regions and the matrix oxide regions; forming first LV source and drain regions laterally to the LV gate regions; forming silicide regions on the first source and drain regions and on the LV gate regions; forming semiconductor material regions completely covering the second and third areas; and at the same time forming HV gate regions on the HV oxide regions, forming selection gate regions on the selection oxide regions, and forming control gate regions on the insulating regions through shaping of the semiconductor material regions.Type: GrantFiled: October 22, 1999Date of Patent: June 3, 2003Assignee: STMicroelectronics S.r.l.Inventors: Matteo Patelmo, Giovanna Dalla Libera, Nadia Galbiati, Bruno Vajana
-
Patent number: 6573138Abstract: A technique of fabricating a nonvolatile device includes forming a low doping region to aid in the reduction of substrate hot electrons. The nonvolatile device may be a floating gate device, such as a Flash, EEPROM, or EPROM memory cell. The low doping region has a lower doping concentration than that of the substrate. By reducing substrate hot electrons, this improves the reliability and longevity of the nonvolatile device.Type: GrantFiled: July 8, 1999Date of Patent: June 3, 2003Assignee: Altera CorporationInventors: Christopher J. Pass, James D. Sansbury, Raminda U. Madurawe, John E. Turner, Rakesh H. Patel, Peter J. Wright
-
Patent number: 6573193Abstract: A low temperature ozone-enhanced oxidation process is presented whereby amorphous high dielectric constant film devices are subject to oxidation processes at temperatures whereby crystallization of the amorphous high dielectric constant film is avoided, thereby lowering leakage currents and reducing the required thickness to achieve an equivalent SiO2 thickness (EOT)Type: GrantFiled: August 13, 2001Date of Patent: June 3, 2003Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Mo-Chiun Yu, Yeou-Ming Lin
-
Publication number: 20030098340Abstract: The invention provides a wire-bonding apparatus for forming electrical connections between a semiconductor chip and a leadframe, comprising a plurality of bond-heads associated with a plurality of work holders on said wire bonding apparatus for holding a plurality of leadframes, wherein each bond-head of the apparatus is capable of independent bonding operation simultaneously with the other bond-heads, without synchronization of movement with the other bond-heads.Type: ApplicationFiled: November 28, 2001Publication date: May 29, 2003Applicant: ASM Technology Singapore Pte LtdInventors: Yam Mo Wong, Keng Yew Song, Ka Shing Kwan, Hon Yu Ng, Tin Kwan Chan
-
Patent number: 6570216Abstract: A process for manufacturing an integrated circuit provides for the formation of a matrix of floating-gate non-volatile memory cells having dual polysilicon levels, with the two polysilicon levels being isolated by a gate dielectric layer (4) and an interpoly dielectric layer (9) therebetween, and for the concurrent formation of one type of thick-oxide transistor (21) having an active area (7) in regions peripheral to the matrix. The process of the invention provides for removal, during the step of defining the first-level polysilicon (5), the polysilicon (5) from the active area (7) of the thick-oxide transistor (21), so that the gate oxide of the transistor (21) results from the superposition of the first (4) and second (9) dielectric layers.Type: GrantFiled: September 29, 2000Date of Patent: May 27, 2003Assignee: SGS-Thomson Microelectronics S.R.L.Inventor: Paolo Rolandi
-
Patent number: 6566705Abstract: An EPROM structure includes a NMOS transistor integrated with a capacitor. The terminal names of the NMOS transistor follow the conventional nomenclature: drain, source, body and gate. The gate of the NMOS transistor is connected directly and exclusively to one of the capacitor plates. In this configuration, the gate is now referred to as the “floating gate”. The remaining side of the capacitor is referred to as the “control gate”.Type: GrantFiled: December 20, 2001Date of Patent: May 20, 2003Assignee: Intersil Americas, Inc.Inventor: Michael David Church
-
Patent number: 6566181Abstract: In accordance with the invention, a process for forming a dual gate structure for CMOS devices comprises the steps of a) providing a semiconductor workpiece including n-type and p-type regions and a gate dielectric region for a dual gate structure formed over the regions, b) forming over the gate dielectric region a thin layer of semiconductor doped to one type of conductivity, c) selectively removing the doped semiconductor overlying the workpiece region of like conductivity doping and d) forming a thin layer of semiconductor doped to the opposite kind of conductivity. The doped layers are then planarized as by chemical-mechanical polishing (CMP). An additional layer of undoped semiconductor can optionally be applied to bury the doped layers, and the device can be finished by coating with metal silicide in the usual fashion. This process can be completed with only one photolithography step, simplifying device fabrication by several operations.Type: GrantFiled: February 26, 1999Date of Patent: May 20, 2003Assignee: Agere Systems Inc.Inventor: Joze Bevk
-
Patent number: 6563173Abstract: An SOI chip having an isolation barrier. The SOI chip includes a substrate, an oxide layer deposited on the substrate, and a silicon layer deposited on the oxide layer. A gate is deposited above the silicon layer. A first metal contact is deposited above the gate to form an electrical contact with the gate. Second and third metal contacts are deposited to form electrical contacts with the silicon layer. The isolation barrier extends through the silicon layer and the oxide layer, and partially into the substrate, to block impurities in the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier. The isolation barrier surrounds the gate, the first metal contact, the second metal contact, and the third metal contact—which define an active chip area inside the isolation barrier. A method of manufacturing the SOI chip is also disclosed.Type: GrantFiled: May 16, 2001Date of Patent: May 13, 2003Assignee: International Business Machines CorporationInventors: Ronald J. Bolam, Subhash B. Kulkarni, Dominic J. Schepis
-
Patent number: 6558997Abstract: A semiconductor memory has first and second active regions that have been defined in a semiconductor substrate and electrically isolated from each other. Over the first active region, a control gate electrode has been formed with a control gate insulating film interposed therebetween. A floating gate electrode has been formed adjacent to a side face of the control gate electrode with a capacitive insulating film interposed therebetween. A tunnel insulating film is interposed between the first active region and the floating gate electrode. A gate electrode has been formed over the second active region with a gate insulating film interposed therebetween. Source/drain regions have been defined in respective parts of the second active region beside the gate electrode. Only the source/drain regions and the gate electrode have their upper surface covered with a metal silicide film.Type: GrantFiled: August 31, 2001Date of Patent: May 6, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Fumihiko Noro, Seiki Ogura
-
Publication number: 20030082871Abstract: Non-volatile memory cells store a level of charge corresponding to the data being stored in a dielectric material storage element that is sandwiched between a control gate and the semiconductor substrate surface over channel regions of the memory cells. More than two memory states are provided by one of more than two levels of charge being stored in a common region of the dielectric material. More than one such common region may be included in each cell. In one form, two such regions are provided adjacent source and drain diffusions in a cell that also includes a select transistor positioned between them.Type: ApplicationFiled: October 31, 2001Publication date: May 1, 2003Inventors: Eliyahou Harari, George Samachisa, Jack H. Yuan, Daniel C. Guterman