Plural Doping Steps Patents (Class 438/231)
  • Publication number: 20040232494
    Abstract: The present invention proposes a semiconductor device, its manufacturing method and to an electronic apparatus thereof equipped with the semiconductor device where it becomes possible to make a CMOS type solid-state imaging device, an imager area formed with a MOS transistor of an LDD structure without having a metal silicide layer of a refractory metal, an area of DRAM cells and the like into a single semiconductor chip. According to the present invention, a semiconductor device is constituted such that an insulating film having a plurality of layers is used, sidewalls at the gate electrodes are formed by etchingback the insulating film of the plurality of layers or a single layer film in the region where metal silicide layers are formed and in the region where the metal silicide layers are not formed, sidewalls composed of an upper layer insulating film is formed on a lower layer insulating film whose surface is coated or the insulating film of the plurality of layers remain unchanged.
    Type: Application
    Filed: June 14, 2004
    Publication date: November 25, 2004
    Inventors: Takashi Nagano, Yasushi Morita
  • Publication number: 20040235236
    Abstract: An integrated circuit is described that comprises a PMOS transistor and an NMOS transistor that are formed on a semiconductor substrate. A silicate glass layer is formed on only the PMOS transistor or the NMOS transistor; and an etch stop layer is formed on the silicate glass layer. Also described is a method for forming an integrated circuit. That method comprises forming a PMOS transistor structure and an NMOS transistor structure on a semiconductor substrate, forming a silicate glass layer on only the PMOS transistor structure or the NMOS transistor structure, and forming an etch stop layer on the silicate glass layer.
    Type: Application
    Filed: May 21, 2003
    Publication date: November 25, 2004
    Inventors: Thomas Hoffmann, Chris Auth, Mark Armstrong, Stephen Cea
  • Patent number: 6815358
    Abstract: A lithography method for plating sub-100 nm narrow trenches, including providing a thin undercoat dissolution layer intermediate a seed layer and a resist layer, wherein the undercoat dissolution layer is relatively completely cleared off the seed layer by the developer solution such that the sides of the narrow trench will be generally vertical, particularly at the base of the narrow trench, thus facilitating plating the narrow trench with a high magnetic moment material.
    Type: Grant
    Filed: March 28, 2002
    Date of Patent: November 9, 2004
    Assignee: Seagate Technology LLC
    Inventors: Xiaomin Yang, Andrew Robert Eckert
  • Patent number: 6815284
    Abstract: A manufacturing method of this invention has an ion-implantation process for threshold voltage adjustment of an MOS transistor, including a process to form a first well of an opposite conductivity type in a substrate of one conductivity type, to form a second well of the opposite conductivity type having higher impurity concentration than that in the first well, under a region where a thin gate insulation film is formed, to form gate insulation films on the first well and the second well, each having a different thickness, to ion-implant first impurities of the one conductivity type into the wells of the opposite conductivity type under the condition that the impurities penetrate the gate insulation films of different thicknesses and to ion-implant second impurities of the one conductivity type into the second well of the opposite conductivity type under the condition that the second impurities penetrate the thin gate insulation film but do not penetrate the thick gate insulation film.
    Type: Grant
    Filed: November 27, 2002
    Date of Patent: November 9, 2004
    Assignees: Sanyo Electric Co., Ltd., Niigata Sanyo Electronics Co., Ltd.
    Inventors: Masafumi Uehara, Shuichi Kikuchi, Masaaki Momen
  • Patent number: 6815730
    Abstract: A nitride-based semiconductor light-emitting device includes a GaN-based substrate and a semiconductor stacked-layer structure including a plurality of nitride-based semiconductor layers grown on the GaN-based substrate by vapor deposition. The GaN-based substrate has an interface region contacting the semiconductor stacked-layer structure and the interface region contains oxygen atoms of concentration n in the range of 2×1016≦n≦1022 cm−3.
    Type: Grant
    Filed: January 28, 2002
    Date of Patent: November 9, 2004
    Assignee: Sharp Kabushiki Kaisha
    Inventor: Eiji Yamada
  • Patent number: 6815285
    Abstract: A method for forming a dual gate includes providing a semiconductor substrate that has a first region of a first conductivity type and a second region of a second conductivity type. A gate insulating layer is formed on the semiconductor substrate. An initial metal nitride layer is formed on the gate insulating layer, opposite to the semiconductor substrate. Nitrogen ions are implanted into the initial metal nitride layer in the second transistor region to form a nitrogen-rich metal nitride layer. The initial metal nitride layer is patterned to form a first gate electrode in the first region. The nitrogen-rich metal nitride layer is patterned to form a second gate electrode in the second region. The work function of the nitrogen-rich metal nitride layer is higher than that of the initial metal nitride layer.
    Type: Grant
    Filed: April 29, 2003
    Date of Patent: November 9, 2004
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Gil-Heyun Choi, Jong-Ho Lee, Kyung-In Choi, Byung-Hee Kim
  • Publication number: 20040219753
    Abstract: A method of manufacturing a semiconductor device includes the steps of: forming first and second active areas at a main surface of a silicon substrate; forming a first thermal oxide film on the main surface of the silicon substrate; selectively removing a prescribed portion of the first thermal oxide film to expose the second active area; forming a second thermal oxide film on the first and second active areas; performing an annealing process on the first and second thermal oxide films at or above a temperature for forming the second thermal oxide film; and forming first and second gate electrodes on the first and second active areas such that the first and second thermal oxide films undergoing the annealing process lie between them. Consequently, a method of manufacturing a semiconductor device wherein residual stress inside a semiconductor substrate is reduced is provided.
    Type: Application
    Filed: October 23, 2003
    Publication date: November 4, 2004
    Applicant: RENESAS TECHNOLOGY CORP.
    Inventor: Takio Ohno
  • Patent number: 6812085
    Abstract: A semiconductor device and a method for fabricating the same which improve characteristic of stand-by current of an SRAM cell is disclosed in the present invention.
    Type: Grant
    Filed: October 17, 2002
    Date of Patent: November 2, 2004
    Assignee: Hynix Semiconductor Inc
    Inventor: Sang Gi Lee
  • Patent number: 6812073
    Abstract: A method of forming a semiconductor device includes forming one or more sidewall spacer layers on the outer surface of a gate stack. At least one region of an at least partially formed semiconductor device is doped. First and second sidewall bodies are formed on opposing sides of the gate stack. The formation of the first and second sidewall bodies includes forming a first sidewall-forming layer on the outward surface of the gate stack and the sidewall spacer layers, exposing the semiconductor device to a heating cycle in a single wafer reactor, and forming a second sidewall-forming layer on the outward surface of the first sidewall-forming layer. The formation of the second sidewall-forming layer occurs in an environment that substantially minimizes dopant loss and deactivation in the at least one region of the partially formed semiconductor device.
    Type: Grant
    Filed: December 10, 2002
    Date of Patent: November 2, 2004
    Assignee: Texas Instrument Incorporated
    Inventors: Haowen Bu, Amitabh Jain, Wayne A. Bather, Stephanie Watts Butler
  • Patent number: 6812086
    Abstract: Transistors are manufactured by growing germanium source and drain regions, implanting dopant impurities into the germanium, and subsequently annealing the source and drain regions so that the dopant impurities diffuse through the germanium. The process is simpler than a process wherein germanium is insitu doped with p-type or n-type impurities. The dopant impurities diffuse easily through the germanium but not easily through underlying silicon, so that an interface between the germanium and silicon acts as a diffusion barrier and ensures positioning of the dopant atoms in the regions of the device where they improve transistor performance.
    Type: Grant
    Filed: July 16, 2002
    Date of Patent: November 2, 2004
    Assignee: Intel Corporation
    Inventors: Anand S. Murthy, Boyan Boyanov, Ravindra Soman, Robert S. Chau
  • Patent number: 6803269
    Abstract: A varactor diode having a first electrode comprising a well region of a first conductivity type in a substrate, a second electrode comprising a first plurality of diffusion regions of a second conductivity type abutting isolation regions disposed in said well region, and a second plurality of diffusion regions of said first conductivity type extending laterally from portions of said first plurality of diffusion regions not adjacent said isolation regions and having a dopant concentration greater than that of said first plurality of diffusion regions. The varactor has a tunability of at least approximately 3.5 in a range of applied voltage between approximately 0V to 3V, an approximately linear change in capacitive value in a range of applied voltage between approximately 0V to 2V, and a Q of at least approximately 100 at a circuit operating frequency of approximately 2 GHz.
    Type: Grant
    Filed: August 14, 2002
    Date of Patent: October 12, 2004
    Assignee: International Business Machines Corporation
    Inventors: Douglas D. Coolbaugh, Stephen S. Furkay, Mohamed Youssef Hammad, Jeffrey B. Johnson
  • Patent number: 6803270
    Abstract: The speed of CMOS circuits is improved by imposing a longitudinal tensile stress on the NFETs and longitudinal compressive stress on the PFETs, by implanting in the sources and drains of the NFETs ions from the eighth column of the periodic table and hydrogen and implanting in the sources and drains of the PFETs ions from the fourth and sixth columns of the periodic table.
    Type: Grant
    Filed: February 21, 2003
    Date of Patent: October 12, 2004
    Assignee: International Business Machines Corporation
    Inventors: Omer H. Dokumachi, Dureseti Chidambarrao, Suryanarayan G. Hegde
  • Patent number: 6797556
    Abstract: An MOS device comprising a gate dielectric formed on a first conductivity type region. A gate electrode formed on the gate dielectric. A pair of sidewall spacers are formed along laterally opposite sidewalls of the gate electrode. A pair of deposited silicon or silicon alloy source/drain regions are formed in the first conductivity region and on opposite sides of a gate electrode wherein the silicon or silicon alloy source/drain regions extend beneath the gate electrode and to define a channel region beneath the gate electrode in the first conductivity type region wherein the channel region directly beneath the gate electrode is larger than the channel region deeper into said first conductivity type region.
    Type: Grant
    Filed: January 7, 2003
    Date of Patent: September 28, 2004
    Assignee: Intel Corporation
    Inventors: Anand Murthy, Robert S. Chau, Patrick Morrow
  • Publication number: 20040185630
    Abstract: This invention relates to a process of forming a transistor with three vertical gate electrodes and the resulting transistor. By forming such a transistor it is possible to maintain an acceptable aspect ratio as MOSFET structures are scaled down to sub-micron sizes. The transistor gate electrodes can be formed of different materials so that the workfunctions of the three electrodes can be tailored. The three electrodes are positioned over a single channel and operate as a single gate having outer and inner gate regions.
    Type: Application
    Filed: January 28, 2004
    Publication date: September 23, 2004
    Inventors: Leonard Forbes, Luan C. Tran, Kie Y. Ahn
  • Publication number: 20040171206
    Abstract: MEM devices are fabricated with integral dust covers, cover support posts and particle filters for reduced problems relating to particle contamination. In one embodiment, a MEM device (10) includes an electrostatic actuator (12) that drives a movable frame (14), a displacement multiplier (16) for multiplying or amplifying the displacement of the movable frame (14), and a displacement output element (18) for outputting the amplified displacement. The actuator (12) is substantially encased within a housing formed by a cover (36) and related support components disposed between the cover (36) and the substrate (38). Electrically isolated support posts may be provided in connection with actuator electrodes to prevent contact between the cover and the underlying electrodes. Such a support post may also incorporate an electric filter element for filtering undesired components from a drive signal.
    Type: Application
    Filed: March 2, 2004
    Publication date: September 2, 2004
    Inventor: Murray Steven Rodgers
  • Publication number: 20040166625
    Abstract: A method for improving the Beta (&bgr;) of a parasitic PNP bipolar junction transistor (BJT) in a conventional CMOS process includes the steps of: providing a P-type substrate having a shallow region corresponding to the P+ electrode of the parasitic PNP BJT and the P+ electrode is located within and in contact with an N-well; forming an electrostatic discharge (ESD) mask layer on the P-type substrate, wherein the mask layer has a pattern exposing an area corresponding to the P+ electrode of the PNP parasitic BJT, and exposing one electrode of an ESD device; and implanting P+ ions to the P-type substrate, thereby deepening a P/N junction of the P+ electrode of the parasitic BJT and the N-well.
    Type: Application
    Filed: February 26, 2003
    Publication date: August 26, 2004
    Applicant: UNITED MICROELECTRONICS CORP
    Inventor: Tong-Hsin Lee
  • Publication number: 20040166624
    Abstract: The speed of CMOS circuits is improved by imposing a longitudinal tensile stress on the NFETs and a longitudinal compressive stress on the PFETs, by implanting in the sources and drains of the NFETs ions from the eighth column of the periodic table and hydrogen and implanting in the sources and drains of the PFETs ions from the fourth and sixth columns of the periodic table.
    Type: Application
    Filed: February 21, 2003
    Publication date: August 26, 2004
    Applicant: International Business Machines Corporation
    Inventors: Omer H. Dokumaci, Dureseti Chidambarrao, Suryanarayan G. Hegde
  • Patent number: 6777283
    Abstract: Provided are a semiconductor device that optimizes the operation characteristics such as of both an insulating gate type transistor for high voltage and an insulating gate type transistor for low voltage, and a method of manufacturing the same. Specifically, a patterned resist is formed so as to cover a low voltage operation region, a second LDD implantation process of implanting an impurity ion by using the resist as a mask, is performed over a silicon oxide film thereby to form an impurity diffusion region in the surface of a semiconductor substrate in a high voltage operation region. After this step, the silicon oxide film in the high voltage operation region contains the impurity during the second LDD implantation process whereas the silicon oxide film in a low voltage operation region contains no impurity.
    Type: Grant
    Filed: November 15, 2002
    Date of Patent: August 17, 2004
    Assignee: Renesas Technology Corp.
    Inventor: Shigenobu Maeda
  • Patent number: 6773978
    Abstract: Methods are disclosed for manufacturing semiconductor devices with silicide metal gates, wherein a single-step anneal is used to react a metal such as cobalt or nickel with substantially all of a polysilicon gate structure while source/drain regions are covered. A second phase conductive metal silicide is formed consuming substantially all of the polysilicon and providing a substantially uniform work function at the silicide/gate oxide interface.
    Type: Grant
    Filed: August 28, 2002
    Date of Patent: August 10, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Paul Raymond Besser, Eric Paton, James Pan
  • Patent number: 6773977
    Abstract: The present invention relates to a method of forming a diode (2) for integration with a semiconductor device comprising the steps of providing a layer (4) of semiconductor material, forming a dielectric layer (6) over the layer of semiconductor material, introducing a first conductivity type dopant into the dielectric layer (6), forming a semi-conductive layer (8) over the dielectric layer (6), introducing a second conductivity type dopant into a first region (12) of the semi-conductive layer and re-distributing the first conductivity type dopant from the dielectric layer (6) into the semi-conductive layer (8) so as to form a second region (18) of the first conductivity type dopant in the semi-conductive layer (8), the second region (18) being adjacent the first region (12) so as to provide a P/N junction of the diode (2).
    Type: Grant
    Filed: November 17, 2000
    Date of Patent: August 10, 2004
    Assignees: Freescale Semiconductor, Inc., Semiconductor Components Industries, LLC
    Inventors: Jean-Michel Reynes, Ivana Deram, Evgueniy Stefanov
  • Patent number: 6773972
    Abstract: A method of forming a semiconductor circuit (20). The method forms a first transistor (NT1) using various steps, such as by forming a first source/drain region (361) as a first doped region in a fixed relationship to a semiconductor substrate (22) and forming a second source/drain region (362) as a second doped region in a fixed relationship to the semiconductor substrate. The second doped region and the first doped region are of a same conductivity type. Additionally, the first transistor is formed by forming a first gate (283) in a fixed relationship to the first source/drain region and the second drain region. The method also forms a second transistor (ST1) using various steps, such as by forming a third source/drain region (341) as a third doped region in a fixed relationship to the semiconductor substrate and forming a fourth source/drain region (342) as a fourth doped region in a fixed relationship to the semiconductor substrate.
    Type: Grant
    Filed: December 13, 2001
    Date of Patent: August 10, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Andrew Marshall, Youngmin Kim, David B Scott, Douglas E. Mercer
  • Publication number: 20040152253
    Abstract: A new process integration method is described to form heavily doped p+ source and drain regions in a CMOS device. After defining the p- and n-well regions on a semiconductor substrate, gate silicon dioxide is deposited and nitrided in a nitrogen-containing atmosphere. Poly-silicon is then deposited and the two NMOS and PMOS gates are formed. For the p+ doping of the poly-silicon gate and S/D regions around the PMOS gate, B+ ions are then implanted. Cap dielectric layer comprising silicon dioxide is then deposited, followed by dopant activation with high temperature rapid thermal annealing. The cap dielectric layer is then used as resist protective film; it is removed from those areas of the chip that would require formation of electrical contacts. Silicide electrical contacts are then formed in these areas.
    Type: Application
    Filed: February 5, 2003
    Publication date: August 5, 2004
    Applicant: Taiwan Semiconductor Manufacturing Company
    Inventor: Jyh Chyurn Guo
  • Patent number: 6770522
    Abstract: A semiconductor device and a manufacturing method thereof which is suited for forming both a transistor for a memory cell and a transistor for a high voltage circuit part on one semiconductor substrate, and moreover, has little deterioration of an electric characteristic in the structure that a sidewall insulating film in a shared contact plug part is removed is provided. An active layer is formed by performing an additional impurity injection on a part where a sidewall insulating film is removed in a forming portion of a shared contact plug. An insulating film is laminated in a high voltage circuit part and a sidewall insulating film of wide width is formed. According to this, a forming width of a sidewall insulating film can be made small in a MOS transistor for a memory cell part, and a forming width of a sidewall insulating film can be made large in a MOS transistor for a high voltage circuit part.
    Type: Grant
    Filed: May 27, 2003
    Date of Patent: August 3, 2004
    Assignee: Renesas Technology Corp.
    Inventors: Yoshinori Okumura, Shuichi Ueno, Haruo Furuta
  • Publication number: 20040147071
    Abstract: The present invention provides a manufacturing method of a semiconductor device, in which an oxide layer for regulating the ion-implantation is previously formed before the implantation of the impurities into a predetermined region of a P-lightly doped drain (LDD) to optionally regulate the implantation state of P type impurities into the corresponding predetermined region of P-LDD based on the oxide layer for regulating the ion-implantation so that the PMOS side predetermined channel length is elongated longer than the NMOS side predetermined channel length, thus maintaining the finished PMOS and NMOS side channel lengths equal irrespective of diffusion velocity of the impurities even if a substantial annealing process is performed and P type impurities are diffused faster than N type impurities due to their structural difference.
    Type: Application
    Filed: December 23, 2003
    Publication date: July 29, 2004
    Applicant: Dongbu Electronics Co., Ltd.
    Inventor: Hag Dong Kim
  • Patent number: 6767780
    Abstract: A method for fabricating a CMOS transistor is disclosed. The present invention provides a method for producing a CMOS transistor having enhanced performance since a short channel characteristic and operation power can be controlled by the duplicate punch stop layer of the pMOS region and the operation power of the nMOS is also controlled by dopant concentration of the duplicated LDD region combined by the first LDD region and the second LDD region.
    Type: Grant
    Filed: December 31, 2002
    Date of Patent: July 27, 2004
    Assignee: Hynix Semiconductor Inc.
    Inventors: Yong-Sun Sohn, Chang-Woo Ryoo, Jeong-Youb Lee
  • Patent number: 6767809
    Abstract: The present invention relates to a method of fabricating a semiconductor device. In specific embodiments, the method comprises providing a semiconductor substrate, and ion implanting dopant impurities over a time period into the semiconductor device by varying an ion energy of implanting the dopant impurities over the time period. The dopant impurities are activation annealed to form one or more doped regions extending below the surface of the semiconductor substrate. The ion energy may be varied continuously or in a stepwise manner over the time period, and may also be varied in a cyclical manner.
    Type: Grant
    Filed: November 19, 2002
    Date of Patent: July 27, 2004
    Assignee: SilTerra Malayisa Sdn. Bhd.
    Inventor: Narayanan Meyyappan
  • Publication number: 20040132244
    Abstract: The present invention relates to a method of manufacturing a semiconductor device. According to the present invention, a passivation layer is temporarily formed on semiconductor substrate and a process of implanting impurities is conducted by the passivation layer as a protection mask, thereby inducing damages of substrate due to ion implantation processes to be minimized.
    Type: Application
    Filed: December 18, 2003
    Publication date: July 8, 2004
    Applicant: Dongbu Electronics Co., Ltd.
    Inventor: Yong Soo Cho
  • Patent number: 6756259
    Abstract: Semiconductor power device including a semiconductor layer of a first type of conductivity, wherein a body region of a second type of conductivity including source regions of the first type of conductivity is formed, a gate oxide layer superimposed to the semiconductor layer with an opening over the body region, polysilicon regions superimposed to the gate oxide layer, and regions of a first insulating material superimposed to the polysilicon regions. The device includes regions of a second insulating material situated on a side of both the polysilicon regions and the regions of a first insulating material and over zones of the gate oxide layer situated near the opening on the body region, oxide regions interposed between the polysilicon regions and the regions of a second insulating material, oxide spacers superimposed to the regions of a second insulating material.
    Type: Grant
    Filed: February 1, 2002
    Date of Patent: June 29, 2004
    Assignee: STMicroelectronics S.r.l.
    Inventors: Ferruccio Frisina, Giuseppe Ferla
  • Patent number: 6753230
    Abstract: The present invention provides a method for fabricating a semiconductor device with ultra-shallow super-steep-retrograde epi-channel that is able to overcome limitedly useable energies and to enhance manufacturing productivity than using ultra low energy ion implantation technique that has disadvantage of difficulties to get the enough ion beam current as well as that of prolonged processing time.
    Type: Grant
    Filed: December 30, 2002
    Date of Patent: June 22, 2004
    Assignee: Hynix Semiconductor Inc.
    Inventors: Yong-Sun Sohn, Sung-Jae Joo
  • Patent number: 6743686
    Abstract: A process for making abrupt, e.g. <20 nm/decade, PN junctions and haloes in, e.g., CMOSFETs having gate lengths of, e.g. <50 nm, uses a mask, e.g., sidewall spacers, during ion implantation of gate, source, and drain regions. The mask is removed after source-drain activation by annealing and source and drain extension regions are then implanted. Then the extension regions are activated. Thereafter halo regions are implanted and activated preferably using spike annealing to prevent their diffusion. The process can also be used to make diodes, bipolar transistors, etc. The activation annealing steps can be combined into a single step near the end of the process.
    Type: Grant
    Filed: June 14, 2002
    Date of Patent: June 1, 2004
    Assignee: International Business Machines Corporation
    Inventors: Kam Leung Lee, Ying Zhang, Maheswaran Surendra, Edmund M. Sikorski
  • Patent number: 6737354
    Abstract: An improved source/drain extension process is provided by processing steps (steps A and G) that cover the wafer and dry etching steps (steps D and I) that provide side wall spacers of poly oxide and/or cap oxide from the PMOS gate areas before doing PMOS implanting steps(K and M). The capping of the wafer (step G)with the cap oxide after the NMOS implant also prevents the arsenic from out diffusing from the silicon. Further embodiments include implanting directly on the base.
    Type: Grant
    Filed: July 18, 2002
    Date of Patent: May 18, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Donald S. Miles, Douglas T. Grider, Chidi P R Chidambaram, Amitabh Jain
  • Publication number: 20040087070
    Abstract: A method for manufacturing a semiconductor device having an n-type MIS transistor and a p-type MIS transistor comprises forming a first gate insulating film in a first area where the n-type MIS transistor is to be formed, depositing a first conductive film on the first gate insulating film in the first area, the first conductive film containing silicon, a metal element selected from tungsten and molybdenum and an impurity element selected from phosphorus and arsenic, forming a second gate insulating film in a second area where the p-type MIS transistor is to be formed, and forming a second conductive film on the second gate insulating film in the second area, the second conductive film having a work function higher than that of the first conductive film.
    Type: Application
    Filed: March 19, 2003
    Publication date: May 6, 2004
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventor: Kazuaki Nakajima
  • Patent number: 6730557
    Abstract: A semiconductor device having a bipolar transistor which is capable of high integration, and a semiconductor device in which the bipolar transistor has good characteristic properties. A process for producing said semiconductor device.
    Type: Grant
    Filed: July 10, 2001
    Date of Patent: May 4, 2004
    Assignee: Sony Corporation
    Inventor: Chihiro Arai
  • Patent number: 6730556
    Abstract: An integrated circuit device (60) including a first transistor (PMOS) of a first conductivity type and a second transistor (NMOS) of a second conductivity type that is complementary to the first conductivity type. The method includes the steps of forming a first gate stack (100), the first transistor including the first gate stack and forming a second gate stack (80), the second transistor including the second gate stack. The method further includes implanting a first drain extension region (107) at a first distance relative to the first gate stack, the first transistor including the first drain extension region, and the method includes implanting a second drain extension region (87) at a second distance relative to the second gate stack, the second transistor including the second drain extension region. The first distance is greater than the second distance.
    Type: Grant
    Filed: December 6, 2002
    Date of Patent: May 4, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Zhiqiang Wu, Che-Jen Hu
  • Patent number: 6727135
    Abstract: A complementary metal oxide semiconductor (CMOS) device having silicide contacts that are self-aligned to deep junction edges formed within a surface of a semiconductor substrate as well as a method of manufacturing the same are disclosed. Specifically, the CMOS device includes a plurality of patterned gate stack regions formed on a surface of a semiconductor substrate. Each plurality of patterned gate stack regions includes an L-shaped nitride spacer formed on exposed vertical sidewalls thereof, the L-shaped nitride spacer having a vertical element and a horizontal element, wherein the horizontal element is formed on a portion of the substrate that abuts each patterned gate stack region. Silicide contacts are located on other portions of the semiconductor substrate between adjacent patterned gate stack regions not containing the horizontal element of the L-shaped nitride spacer.
    Type: Grant
    Filed: June 18, 2003
    Date of Patent: April 27, 2004
    Assignee: International Business Machines Corporation
    Inventors: Kam Leung Lee, Ronnen Andrew Roy
  • Patent number: 6727131
    Abstract: A method of forming a semiconductor device is provided that comprises forming a gate conductor proximate to and insulated from an outer surface of a semiconductor substrate. The gate conductor defines a channel region disposed inwardly from the gate conductor. Source and drain regions are formed in the semiconductor substrate, each disposed adjacent one edge of the channel region. The semiconductor substrate and the source and drain regions have an associated bottom wall junction capacitance. A transient enhanced diffusion anneal is used to affect ion concentration profiles associated with the source and drain regions, resulting in an increased balance in the ion concentration profiles of the source and drain regions and an ion concentration associated with the semiconductor substrate, which results in reduction of the bottom wall junction capacitance.
    Type: Grant
    Filed: October 24, 2002
    Date of Patent: April 27, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Zhiqiang Wu, Kaiping Liu
  • Patent number: 6727136
    Abstract: A method of manufacturing a semiconductor device, comprising sequential steps of: (a) providing a semiconductor substrate including a pre-selected thickness strained lattice layer of a first semiconductor material at an upper surface thereof and an underlying layer of a second semiconductor material; and (b) introducing a dopant-containing species of one conductivity type into at least one pre-selected portion of the strained lattice layer of first semiconductor material to form a dopant-containing region therein with a junction at a depth substantially equal to the pre-selected thickness, wherein the second semiconductor material of the underlying layer inhibits diffusion thereinto of the dopant-containing species from the strained lattice layer, thereby controlling/limiting the depth of the junction to substantially the pre-selected thickness of the strained lattice layer.
    Type: Grant
    Filed: October 18, 2002
    Date of Patent: April 27, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventors: James F. Buller, Derick J. Wristers, David Wu, Akif Sultan
  • Patent number: 6720227
    Abstract: A method of forming source/drain regions in a semiconductor device is provided. In one illustrative embodiment, the method comprises forming a gate electrode above a semiconducting substrate, forming source/drain regions in the substrate adjacent the gate electrode by performing at least the following steps: performing two ion implantation processes to form source/drain extensions for the device and performing a third ion implantation process to further form source/drain regions for the device. Various N-type and P-type dopant atoms such as arsenic, phosphorous, boron and boron difluoride may be used with the present invention.
    Type: Grant
    Filed: January 29, 2002
    Date of Patent: April 13, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Daniel Kadosh, Jon D. Cheek, James F. Buller, Basab Bandyopadhyay
  • Patent number: 6716690
    Abstract: Multiple dopant implantations are performed on a FinFET device to thereby distribute the dopant in a substantially uniform manner along a vertical depth of the FinFET in the source/drain junction. Each of the multiple implantations may be performed at different tilt angles.
    Type: Grant
    Filed: March 12, 2003
    Date of Patent: April 6, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Haihong Wang, Judy Xilin An, Bin Yu
  • Patent number: 6713338
    Abstract: A method for fabricating source/drain devices. A semiconductor substrate is provided with a gate formed thereon, a first doped area is formed on a first side of the gate on the semiconductor substrate, and a second doped area is formed on a second side of the gate on the semiconductor substrate in a manner such that the second doped area is separated from the gate by a predetermined distance. A patterned photo resist layer is formed on the semiconductor substrate having an opening on the second side, the exposed gate less than half the width of the gate. The semiconductor substrate is implanted and annealed to form a dual diffusion area on the second side of the gate using the patterned photo resist layer as a mask.
    Type: Grant
    Filed: December 11, 2002
    Date of Patent: March 30, 2004
    Assignee: Vanguard International Semiconductor Corporation
    Inventors: Wen-Tsung Wang, Yi-Tsung Jan, Sung-Min Wei, Chih-Cherng Liao, Zhe-Xiong Wu, Mao-Tsung Chen, Yuan-Heng Li
  • Publication number: 20040058556
    Abstract: Disclosed is a method of manufacturing a MOS transistor having an enhanced reliability. A passivation layer is formed on a gate electrode and on a substrate to prevent a generation of a recess on the substrate. After a mask pattern is formed on the substrate for masking a portion of the substrate, impurities are implanted into an exposed portion of the substrate to form source and drain regions. The substrate is rinsed so that the passivation layer or a recess-prevention layer is substantially entirely or partially removed while the mask pattern is substantially completely removed, thereby forming the MOS transistor. Therefore, the generation of the recess in the source and drain region of the substrate can be prevented due to the passivation layer during rinsing of the substrate.
    Type: Application
    Filed: April 30, 2003
    Publication date: March 25, 2004
    Applicant: Samsung Electronics Co., Ltd.
    Inventors: Young-Sub You, Hyeon-Deok Lee, Tae-Soo Park, Heon-Heoung Leam, Bong-Hyun Kim, Yong-Woo Hyung
  • Patent number: 6709938
    Abstract: An improved source/drain extension process is provided by the following processing steps of implanting NMOS devices directly on either side of the gates without an oxide layer (step D2), covering the gates with a cap oxide layer(step E2), covering NMOS devices with photoresist(step F2), dry etching all PMOS devices (Step G2), and implanting PMOS devices (step I2).
    Type: Grant
    Filed: July 18, 2002
    Date of Patent: March 23, 2004
    Assignee: Texas Instruments Incorporated
    Inventors: Donald S. Miles, Douglas T. Grider, P. R. Chidambaram, Amitabh Jain
  • Patent number: 6709912
    Abstract: A method for forming a dual Si—Ge poly-gates having different Ge concentrations is described. An NMOS active area and a PMOS active area are provided on a semiconductor substrate separated by an isolation region. A gate oxide layer is grown overlying the semiconductor substrate in each of the active areas. A polycrystalline silicon-germanium (Si—Ge) layer is deposited overlying the gate oxide layer wherein the polycrystalline Si—Ge layer has a first Ge concentration. The NMOS active area is blocked while the PMOS active area is exposed. Successive cycles of Ge plasma doping and laser annealing into the PMOS active area are performed to achieve a second Ge concentration higher than the first Ge concentration.
    Type: Grant
    Filed: October 8, 2002
    Date of Patent: March 23, 2004
    Assignee: Chartered Semiconductor Manufacturing Ltd.
    Inventors: Chew-Hoe Ang, Jeffrey Chee Wei-Lun, Wenhe Lin, Jia Zhen Zheng
  • Patent number: 6706582
    Abstract: An impurity ion of a polarity opposite to that of an impurity ion forming an n-type diffusion layer is implanted into a lower portion of the n-type diffusion region in a region, in which n-channel type MISFET is to be formed, vertically with respect to a main surface of a semiconductor to form a first p-type pocket layer. Subsequently, an impurity of a p conduction type is implanted into a region between the n-type diffusion region and the first p-type pocket layer obliquely relative to the main surface of the semiconductor substrate to form a second p-type pocket layer. In this arrangement, the concentration of the impurity ion forming the second p-type pocket layer is made higher than the concentration of the impurity ion used to form the first p-type pocket layer.
    Type: Grant
    Filed: May 17, 2002
    Date of Patent: March 16, 2004
    Assignee: Renesas Technology Corporation
    Inventors: Youhei Yanagida, Katsuhiko Ichinose, Tomohiro Saito, Shinichiro Mitani
  • Patent number: 6703297
    Abstract: Various methods of manufacturing are disclosed. In one aspect, a method of manufacturing is provided that includes forming an anti-reflective coating on a structure on a substrate. A first spacer and a second spacer are formed adjacent to the structure. The first spacer covers a first portion of the substrate and the second spacer covers a second portion of the substrate. The anti-reflective coating is removed while the first and second spacers are left in place to protect the first and second portions of the substrate. The method provides for anti-reflective coating application and removal with reduced risk of active region damage.
    Type: Grant
    Filed: March 22, 2002
    Date of Patent: March 9, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventor: Kay Hellig
  • Publication number: 20040033658
    Abstract: A method of fabricating a MOS transistor is provided. According to the method, a rapid thermal anneal is applied to a semiconductor substrate having active regions doped with well impurity ions and channel impurity ions. Thus, during implantation of the well and the channel impurity ions, crystalline defects resulting from the implantation can be cured by the rapid thermal anneal.
    Type: Application
    Filed: May 13, 2003
    Publication date: February 19, 2004
    Applicant: Samsung Electronics Co., Ltd.
    Inventors: Chang Hyun Cho, Gwan-Hyeob Koh, Ki-Nam Kim
  • Patent number: 6693013
    Abstract: The present invention provides a semiconductor transistor using an L-shaped spacer and a method of fabricating the same. The semiconductor transistor includes a gate pattern formed on a semiconductor substrate and an L-shaped third spacer formed beside the gate pattern and having a horizontal protruding portion. An L-shaped fourth spacer is formed between the third spacer and the gate pattern, and between the third spacer and the substrate. A high-concentration junction area is positioned in the substrate beyond the third spacer, and a low-concentration junction area is positioned under the horizontal protruding portion of the third spacer. A medium-concentration junction area is positioned between the high- and low-concentration junction areas.
    Type: Grant
    Filed: March 25, 2002
    Date of Patent: February 17, 2004
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Geum-Jong Bae, Nae-In Lee, Hwa-Sung Rhee, Young-Gun Ko, Tae-Hee Choe, Sang-Su Kim
  • Publication number: 20040014276
    Abstract: Transistors are manufactured by growing germanium source and drain regions, implanting dopant impurities into the germanium, and subsequently annealing the source and drain regions so that the dopant impurities diffuse through the germanium. The process is simpler than a process wherein germanium is insitu doped with p-type or n-type impurities. The dopant impurities diffuse easily through the germanium but not easily through underlying silicon, so that an interface between the germanium and silicon acts as a diffusion barrier and ensures positioning of the dopant atoms in the regions of the device where they improve transistor performance.
    Type: Application
    Filed: July 16, 2002
    Publication date: January 22, 2004
    Inventors: Anand S. Murthy, Boyan Boyanov, Ravindra Soman, Robert S. Chau
  • Publication number: 20040014275
    Abstract: There is provided a manufacturing method for a structure capable of realizing a power management semiconductor device and an analog semiconductor device in which a cost is low, a work period is short, and low voltage operation is possible, which have low power consumption and high drive capacity, and which is high function and high precision. The manufacturing method is a method of obtaining a P-type polycide structure as a laminate structure of a P-type polycrystalline silicon film and a high melting point metallic silicide film for respective gate electrodes of an NMOS transistor and a PMOS transistor as divided by a conductivity type thereof in a CMOS transistor. In addition, a resistor used for a voltage dividing circuit and a CR circuit is formed by using a polycrystalline silicon film as a layer different from the gate electrode, so that higher precision resistor can be provided.
    Type: Application
    Filed: May 23, 2003
    Publication date: January 22, 2004
    Inventors: Hisashi Hasegawa, Jun Osani
  • Publication number: 20040009636
    Abstract: Provided is a semiconductor integrated circuit device, comprising: a semiconductor substrate having an SiGe layer and a first Si layer epitaxially grown thereover, and having element formation regions each partitioned by element isolation regions; a shallow groove isolation which has a groove formed in each of the element isolation regions and an insulating film inside of the groove, said groove penetrating through the first Si layer and having a bottom in the SiGe layer; a second Si layer formed between the shallow groove isolation and the SiGe layer; and a semiconductor element formed over the main surface of the semiconductor substrate in the element formation regions. The present invention enables a reduction in a leakage current via the walls of the shallow groove isolation of the strained substrate, thereby improving element isolation properties.
    Type: Application
    Filed: June 25, 2003
    Publication date: January 15, 2004
    Inventors: Katsuhiko Ichinose, Fumio Ootsuka